Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Array substrate, preparation method thereof and display panel

An array substrate and substrate substrate technology, which is applied in the manufacture of semiconductor/solid-state devices, semiconductor devices, electrical components, etc., can solve the problems of poor TFT stability, uneven display screen, start-up voltage drift, etc., to improve working stability, Avoid short circuits and improve user experience

Active Publication Date: 2020-03-24
BOE TECH GRP CO LTD +1
View PDF6 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The structure of the display panel in the prior art is as figure 1 as shown, figure 1 Only the base substrate 1, the light shielding layer 2, the buffer layer 3, the semiconductor region 4 of the active layer, the gate insulating layer 5 and the gate 6 are shown, from figure 1 It can be seen from the figure that the semiconductor region 4 of the active layer is easily affected by the light irradiated from the side, resulting in poor stability of the TFT, easy to cause the phenomenon of start-up voltage drift, and resulting in uneven display
[0003] To sum up, in the display panel of the prior art, the semiconductor region of the active layer of the thin film transistor is easily affected by light, and the start-up voltage drift is prone to occur, resulting in poor stability of the TFT, resulting in uneven display images, and affecting the display effect.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Array substrate, preparation method thereof and display panel
  • Array substrate, preparation method thereof and display panel
  • Array substrate, preparation method thereof and display panel

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0063] The embodiment of the present application provides an array substrate, such as figure 2 As shown, the array substrate includes: a base substrate 1, a light-shielding layer 2 on the base substrate 1, a buffer layer 3 on the light-shielding layer 2, and a buffer layer 3 on the buffer layer 3. a source layer 8, and a light shielding portion 11; the buffer layer 3 has a groove 12;

[0064] The active layer 8 includes: a semiconductor region 4, and a first conductorized region 9 and a second conductorized region 10 of the semiconductor region 4;

[0065] The semiconductor region 4 and the light shielding portion 11 fill the groove 12; as image 3 As shown, the shape of the orthographic projection of the light-shielding portion 11 on the base substrate 1 is ring-shaped, the side surface of the semiconductor region 4 is completely surrounded by the light-shielding portion 11, the first conductive region 9 and the The second conductive region 10 is located on the light shiel...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an array substrate, a preparation method thereof and a display panel, which are used for preventing a semiconductor region of an active layer of a thin film transistor from being illuminated, improving the working stability of the thin film transistor, avoiding uneven display pictures and improving the display effect. The array substrate comprises a substrate body, a shading layer located on the substrate body, a buffer layer located on the shading layer, an active layer located on the buffer layer and a shading part. The buffer layer is provided with a groove. The active layer includes a semiconductor region, and a first conductive region and a second conductive region connected to the semiconductor region. The semiconductor region and the shading part fill the groove. The orthographic projection of the shading part on the substrate is annular, the side surface of the semiconductor region is completely surrounded by the shading part, and the first conductor region and the second conductor region are located above the shading part and the semiconductor region. The orthographic projection of the shading layer on the substrate covers the orthographic projection of the semiconductor region on the substrate.

Description

technical field [0001] The present application relates to the field of display technology, in particular to an array substrate, a manufacturing method thereof, and a display panel. Background technique [0002] At present, organic light-emitting diode (Organic Light-Emitting Diode, OLED) display products have the advantages of large screen brightness, wide color gamut, low power consumption, and large viewing angle, and have been vigorously developed. The OLED display panel includes a thin film transistor (Thin Film Transistor, TFT), and the TFT in the pixel circuit usually uses an oxide semiconductor material as an active layer, and the oxide semiconductor material can be, for example, Indium Gallium Zinc Oxide (Indium Gallium Zinc Oxide, IGZO). The structure of the display panel in the prior art is as figure 1 as shown, figure 1 Only the base substrate 1, the light shielding layer 2, the buffer layer 3, the semiconductor region 4 of the active layer, the gate insulating...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L27/12H01L29/786H01L27/32H01L21/84H01L21/34
CPCH01L27/1218H01L27/1222H01L27/1244H01L27/1255H01L27/1259H01L27/1262H01L27/127H01L27/1288H01L29/78633H01L29/66969H10K59/12
Inventor 王海涛黄勇潮汪军苏同上李广耀王东方
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products