Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Design method and device for clock tree structure of system on chip, equipment and medium

A system-on-chip and design method technology, applied in the field of integrated circuits, can solve the problems of power shock and large instantaneous power consumption, and achieve the effects of reducing instantaneous power consumption, reducing power shock, and reducing the number of registers

Active Publication Date: 2020-02-21
PHYTIUM TECH CO LTD
View PDF8 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The present invention provides a design method, device, equipment and medium of a clock tree structure of a system on chip, the purpose of which is to solve the problem of simultaneous flipping of all registers in the system on chip, large instantaneous power consumption, and impact on the power supply

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Design method and device for clock tree structure of system on chip, equipment and medium
  • Design method and device for clock tree structure of system on chip, equipment and medium
  • Design method and device for clock tree structure of system on chip, equipment and medium

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are some of the embodiments of the present invention, but not all of them. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present invention.

[0046] It should be noted that the terms "first" and "second" are only used for descriptive purposes, and cannot be understood as indicating or implying relative importance or implicitly indicating the quantity of indicated technical features. Thus, a feature defined as "first" and "second" may explici...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a design method and device for a clock tree structure of a system on chip, equipment and a medium. The design method comprises the following steps: determining the maximum number of registers which are allowed to be conducted simultaneously by the system on chip; grouping all registers in the system on chip to obtain a plurality of register groups; wherein the number of registers in each register group is smaller than or equal to the maximum number; for each register group, performing clock tree design on each register in the register group to obtain a clock tree of eachregister group; respectively connecting the clock tree of each register group to a main clock path of the system-on-chip; according to the clock length of each clock tree, adjusting the clock lengthof the clock signal on the main clock path reaching each register group; wherein the clock lengths of the clock signals reaching the register groups are different from each other. According to the invention, the number of registers which are overturned simultaneously can be reduced, the instantaneous power consumption of the system-on-chip is effectively reduced, and the impact on a power supply is reduced.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, in particular to a design method, device, equipment and medium of a clock tree structure of a system on chip. Background technique [0002] During the working process of the system on chip, the power supply of the system on chip is not stable, but changes continuously with the working state of the system on chip over time. When the instantaneous power consumption of the system on chip is too large, it will affect the stability of the power supply and cause the power supply voltage to be pulled down. If the power supply voltage is too low, it may even cause logic errors. In order to avoid this kind of problem, it is necessary to put forward higher design requirements for the driving capability of the power supply, the response time of the output voltage, etc.; to put forward higher requirements for the load capacitance and the distributed coupling capacitance of the on-chip system, whi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F1/3234G06F1/10
CPCG06F1/3234G06F1/3275G06F1/10Y02D10/00
Inventor 马卓田金峰周朝旭刘登龙郭御风张明赵旭野薛彤魏龙文吉博林
Owner PHYTIUM TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products