Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device and manufacturing method thereof

A manufacturing method and semiconductor technology, applied in the direction of semiconductor devices, electrical solid devices, electrical components, etc., can solve the problems that the electrical performance of the back-illuminated CMOS image sensor cannot be optimized, improved, and cannot be electrically connected, so as to achieve performance optimization, The effect of electrical performance improvement and electrical performance optimization

Active Publication Date: 2022-04-15
WUHAN XINXIN SEMICON MFG CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, in the existing process of making a back-illuminated CMOS image sensor, there is a buffer medium layer between the metal grid in the pixel area and the underlying substrate and deep trench filling structure, so that the metal grid and the underlying There is only a physical connection between the substrate and the deep trench filling structure, but no electrical connection, which makes it impossible to optimize and improve the electrical performance of the back-illuminated CMOS image sensor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and manufacturing method thereof
  • Semiconductor device and manufacturing method thereof
  • Semiconductor device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0060] A manufacturing process of a metal grid layer in a pixel area is as follows:

[0061] Such as Figure 1a As shown, a substrate 10 having a pixel region 11 is provided;

[0062] Such as Figure 1a and 1b As shown, a pad oxide layer 12 is formed on the pixel region 11, a first patterned photoresist layer 13 is formed on the pad oxide layer 12, and the first patterned photoresist layer 13 As a mask, etch the pad oxide layer 12 on the pixel area 11 and the substrate 10 with a partial thickness to form a trench 14 in the substrate 10 of the pixel area 11, and remove the first A patterned photoresist layer 13;

[0063] Such as Figure 1c As shown, an isolation oxide layer 151 is formed on the surface of the trench 14 and the surface of the pad oxide layer 12, and a conductive metal layer 152 is filled in the trench 14, and the conductive metal layer 152 covers the On the pad oxide layer 12, the conductive metal layer 152, the isolation oxide layer 151 and the pad oxide ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a semiconductor device and a manufacturing method thereof. The manufacturing method of the semiconductor device includes: forming a trench filling structure in the substrate of the pixel region, and the sidewall of the filling material in the trench filling structure and the substrate A high-K dielectric layer is interposed therebetween; the buffer dielectric layer is covered on the substrate surface of the pixel region; the buffer dielectric layer is etched to form at least part of the substrate and / or the periphery of the top sidewall of the trench filling structure exposed A first opening at least part of the top of the trench filling structure; filling the first conductive metal layer in the first opening to electrically connect with the exposed part of the substrate and / or the trench filling structure; forming a metal grid layer on the on the buffer medium layer and electrically connected with the first conductive metal layer. The technical solution of the present invention enables the metal grid layer to be electrically connected to the exposed part of the substrate and / or the trench filling structure, thereby enabling the optimization and improvement of the electrical performance of the semiconductor device.

Description

technical field [0001] The invention relates to the field of semiconductor integrated circuit manufacturing, in particular to a semiconductor device and a manufacturing method thereof. Background technique [0002] In the back-illuminated CMOS image sensor (Back-side Illumination CMOS ImaginationSensor, referred to as BSI-CIS) manufacturing process, deep trench isolation (Deep Trench Isolation, referred to as DTI) technology and back metal grid (Backside Metal Grid, referred to as BMG ) technology can make the back-illuminated CMOS image sensor have better optical performance. [0003] However, in the existing process of making a back-illuminated CMOS image sensor, there is a buffer medium layer between the metal grid in the pixel area and the underlying substrate and deep trench filling structure, so that the metal grid and the underlying There is only a physical connection between the substrate and the deep trench filling structure, but no electrical connection, which mak...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/146
CPCH01L27/14636H01L27/1464H01L27/14683H01L27/14603H01L27/14643H01L27/14685H01L27/1463H01L31/107
Inventor 杨帆胡胜
Owner WUHAN XINXIN SEMICON MFG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products