SPiN diode with GaAs-Ge-GaAs heterostructure and preparation method of SPiN diode
A gaas-ge-gaas, heterogeneous structure technology, applied in the direction of diodes, semiconductor/solid-state device manufacturing, electrical components, etc., can solve problems such as incompatibility, low integration, large area, etc., to improve performance and improve injection efficiency and the effect of current
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0053] See figure 1 , figure 1 It is a flowchart of a method for manufacturing a GaAs-Ge-GaAs heterostructure SPiN diode according to an embodiment of the present invention. The method is suitable for preparing a GeOI-based lateral SPiN diode, and the GeOI lateral SPiN diode is mainly used for manufacturing a solid-state plasma antenna. The method comprises the steps of:
[0054] (a) Select a GeOI substrate,
[0055] (b) etching the top Ge layer of the GeOI substrate to form a first trench and a second trench in the top Ge layer;
[0056] (c) depositing a GaAs material in the first trench and the second trench;
[0057] (d) performing P-type ion implantation on the GaAs material in the first trench by an ion implantation process to form a P-type active region, and performing N-type ion implantation on the GaAs material in the second trench to form an N-type active region. source area;
[0058] (e) forming lead holes on the surface of the P-type active region and the surfa...
Embodiment 2
[0097] See Figure 2a-Figure 2r , Figure 2a-Figure 2r It is a schematic diagram of a preparation method of a GaAs-Ge-GaAs heterostructure SPiN diode according to an embodiment of the present invention. On the basis of the above-mentioned embodiment 1, the channel length is 22nm (the length of the solid-state plasma region is 100 microns) The GaAs-Ge-GaAs heterostructure SPiN diode is taken as an example to describe in detail, and the specific steps are as follows:
[0098] Step 1, substrate material preparation steps:
[0099] (1a) if Figure 2a As shown, the (100) crystal orientation is selected, the doping type is p-type, and the doping concentration is 10 14 cm -3 A GeOI substrate sheet 101, the thickness of the top layer Ge is 50 μm;
[0100] (1b) if Figure 2b As shown, the method of chemical vapor deposition (Chemical vapor deposition, referred to as CVD) is used to deposit a layer of the first SiO with a thickness of 40nm on the GeOI substrate. 2 layer 201;
[...
Embodiment 3
[0128] Please refer to image 3 , image 3 It is a schematic diagram of a device structure of a heterogeneous Ge-based SPiN diode according to an embodiment of the present invention. The GaAs-Ge-GaAs heterostructure SPiN diode adopts the above-mentioned as figure 1 The preparation method shown is made, specifically, the SPiN diode of the GaAs-Ge-GaAs heterostructure is prepared and formed on the GeOI substrate 301, and the P region 304, the N region 305 of the SPiN diode and the lateral position of the P region 304 The i region (intrinsic region) between the N region 305 is located in the top layer Ge302 of the GeOI substrate. Wherein, the SPiN diode can be isolated by STI deep trenches, that is, an isolation trench 303 is provided outside the P region 304 and the N region 305, and the depth of the isolation trench 303 is greater than or equal to the thickness of the top layer Ge302.
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com