Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device forming method

A semiconductor and device technology, applied in the field of semiconductor device formation, can solve the problems of silicon loss, reduce the signal transmission rate of the core circuit, etc., and achieve the effect of high carrier mobility and high signal transmission rate

Active Publication Date: 2015-07-01
SEMICON MFG INT (SHANGHAI) CORP
View PDF5 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, during the thermal oxidation growth process, the silicon on the surface of the fin portion 4 is depleted.
refer to figure 2 , image 3 , the fin 4 line width W after thermal oxidation growth 2 Less than the line width W of fin 4 before thermal oxidation growth 1 , the surface loss of the fin part 4 in the core area I reduces the line width of the fin part 4, which will reduce the signal transfer rate of the core circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device forming method
  • Semiconductor device forming method
  • Semiconductor device forming method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0047] In order to make the above objects, features and advantages of the present invention more comprehensible, specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0048] refer to Figure 4 , providing a substrate 100, the substrate 100 includes a core area I and a peripheral area II, the core area I will be used to form a core circuit, and the peripheral area II will be used to form an I / O circuit.

[0049] In a specific embodiment, the substrate 100 may be a silicon substrate, or may be a germanium, silicon germanium, gallium arsenide or silicon-on-insulator substrate. Those skilled in the art can select the substrate according to needs, so the type of the substrate should not limit the protection scope of the present invention. A silicon substrate is selected as the substrate 100 in this embodiment, because the cost of implementing the technical solution on a silicon substrate is lower than that ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A semiconductor device forming method comprises providing a substrate which comprises a core region and a peripheral region, wherein shallow groove isolation layers and a plurality of fins higher than the shallow groove isolation layers are formed on the substrate; forming a cap layer material layer on the substrate, wherein the substrate and fin surfaces are covered with the cap layer material layer; removing the part of the cap layer material layer in the peripheral region, and using the remaining cap layer material layer in the core region as a cap layer; forming a first etching blocking layer on the surfaces of the fins in the peripheral region through a peripheral region process after the cap layer is formed. In the core region, the cap layer blocks the diffusion of oxygen to the fin surfaces, and the silicon consumption on the fin surfaces in the core region is small or not consumed fundamentally. Compared with the prior art, the fin line width in the core region and the expected line width are of little difference or nearly equal, and accordingly, the high carrier mobility of carriers in fins of a core circuit can be guaranteed, and the core circuit has high signal transmission rate.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a method for forming a semiconductor device. Background technique [0002] In the field of semiconductor technology, usually an integrated circuit on a wafer includes a core circuit and I / O circuits around the core circuit. The fin field effect transistor is used in the manufacturing process of integrated circuits due to its advantages of small size and large driving current. [0003] The prior art is to form FinFETs using a gate-last process. The fin field effect transistor includes: a fin on the base; a metal gate across the fin; the fins on both sides of the gate are heavily doped, serving as source and drain respectively. [0004] refer to figure 1 , using a self-aligned double patterning (Self-aligned Double patterning, SADP for short) method to form a plurality of fins 2 arranged side by side on the substrate 1 . The fins 2 of the core area I and the fins 2 of th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/336
CPCH01L27/0886H01L29/66795
Inventor 陈正领居建华
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products