XNOR-XOR double-rail pre-charge logic unit

A logic unit and pre-charging technology, applied in the field of circuit electronics, can solve problems such as large-area overhead and DRP logic security threats, and achieve the effects of balancing power consumption, solving early propagation effects, and eliminating memory effects

Active Publication Date: 2015-02-04
HARBIN INST OF TECH AT WEIHAI
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

DRP logic is the most important branch of circuit-level protection. However, the early propagation effect has caused a serious security threat to DRP logic. Although the solution to eliminate the early propagation effect by

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • XNOR-XOR double-rail pre-charge logic unit
  • XNOR-XOR double-rail pre-charge logic unit
  • XNOR-XOR double-rail pre-charge logic unit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] From figure 1 , figure 2 and image 3 It can be seen that the NOR-XOR dual-rail precharge logic unit of the present invention includes a single-rail NOR circuit part and a single-rail XOR circuit part.

[0023] The single-rail XOR logic circuit part is composed of NMOS transistor N1, NMOS transistor N2, NMOS transistor N3, NMOS transistor N4, PMOS transistor P1, PMOS transistor P2, PMOS transistor P3, PMOS transistor P4 and inverter I1.

[0024] The source of NMOS transistor N1 is connected to the input signal a , the gate is connected to the input signal b ; The source of NMOS transistor N2 is connected to the input signal , the gate is connected to the input signal ; At the same time, the drains of the NMOS transistor N1 and the NMOS transistor N2 are short-circuited.

[0025] The PMOS transistor P1 is connected in series with the PMOS transistor P2, wherein the source of the PMOS transistor P1 is connected to the power supply V DD , the gate is connected t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an XNOR-XOR double-rail pre-charge logic unit and belongs to the field of circuit electronics. The XNOR-XOR double-rail pre-charge logic unit comprises a single-rail XOR logic circuit and a single-rail XNOR logic circuit complementing the single-rail XOR logic circuit. The two circuits are each provided with four input ends respectively connected with four input signals a, a<->, b and b<->; the output signal y of the single-rail XOR logic circuit is an XOR logic result of the input signals a and b; and the output signal y<-> of the single-rail XNOR logic circuit is an XNOR logic result of the input signals a and b. According to the invention, under the condition of not large area expenditure, power consumption of nodes inside a logic unit can be effectively balanced, the memory effect of the internal nodes is eliminated, the problem of early spreading effect of the XNOR-XOR double-rail pre-charge logic unit is effectively solved, and safe and effective XNOR-XOR logic is realized.

Description

technical field [0001] The invention relates to a logic unit structure, which is used to resist the differential power consumption analysis attack of a cryptographic chip, and belongs to the field of circuit electronics. Background technique [0002] Cryptography devices such as smart cards are widely used in various industry sectors such as telecommunications, finance, enterprise security and government, and the importance of security cannot be overstated. Although the embedded features of the cryptographic device make it impossible for attackers to directly access the key information in the cryptographic chip, the cryptographic chip will leak certain side channel information such as power consumption and electromagnetic radiation when it is working. Differential Power Analysis (DPA) ) attack technology uses the correlation between the key data and these information, and can analyze and obtain the value of the key through mathematical statistics and other methods. Due to t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03K17/687
Inventor 王晨旭韩良罗敏李杰陈立章宋晨晨逄晓赵雷鹏
Owner HARBIN INST OF TECH AT WEIHAI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap