Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

User description based programming design method on embedded heterogeneous multi-core processor

A multi-core processor and heterogeneous multi-core technology, applied in the direction of program control devices, etc., can solve problems such as application in the embedded field or propose effective solutions, and achieve the effect of reducing difficulty

Inactive Publication Date: 2012-10-03
SHANGHAI UNIV
View PDF3 Cites 26 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, these methods are all oriented to parallel applications in the field of cluster high-performance computing, and have not been applied or proposed effective solutions in the embedded field.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • User description based programming design method on embedded heterogeneous multi-core processor
  • User description based programming design method on embedded heterogeneous multi-core processor
  • User description based programming design method on embedded heterogeneous multi-core processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0045] see Figure 1~4 , the parallel programming method based on user description on the embedded heterogeneous multi-core processor is characterized in that it includes the following steps: the user performs the description of the heterogeneous multi-core processor platform and tasks through the graphical interface configuration wizard, parallel mode setting, Creation and registration of primitive tasks, generation of task relationship graph (DAG) and static allocation of primitive tasks in heterogeneous multi-core processors, realizing the expression of processor platform characteristics, parallel requirements and task assignment in the form of configuration files (XML) and then embed the primitive tasks after the parallel parsing of the configuration file into the corresponding task label of the heterogeneous multi-core framework code, construct the corresponding serial source program, and finally generate the executable on the heterogeneous multi-core processor by call...

Embodiment 2

[0063] see Figure 1~5 , this embedded heterogeneous multi-core processor is based on the parallel programming method described by the user, and its operation steps are as follows:

[0064] 1. Analysis Parallelization

[0065] Analyze the application requirements in domain problems and abstract the problem framework to examine whether it is suitable for parallel processing, whether it can be decomposed into a series of smaller-scale different functional tasks that can be calculated at the same time, and then determine the parallel mode of dependencies between tasks. The embedded heterogeneous multi-core master-slave architecture can support the requirements of multiple parallel computing modes such as task seeding, pipeline, and divide-and-conquer.

[0066] 2. Heterogeneous multi-core processor platform description

[0067] The description includes the types of heterogeneous cores, instruction sets, number, operating frequency, storage space, and the compilation tool chain a...

Embodiment 3

[0087] Such as figure 1 , shown in 2, a schematic diagram of the principle framework of the present invention.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a user description based programming design method on an embedded heterogeneous multi-core processor. The method includes the steps that a user configures a guide through an image interface to perform description of a heterogeneous multi-core processor platform and a task, a parallel mode is set, an element task is established and registered, a task relation graph (directed acyclic graph (DAG)) is generated, the element task is subjected to a static assignment on the heterogeneous multi-core processor, and processor platform characteristics, parallel demands and task assignment are expressed in a configuration file mode (extensible markup language (XML)). Then the element task after a configuration file is subjected to a parallel analysis is embedded into a position of a heterogeneous multi-core framework code task label, a corresponding serial source program is constructed, a serial compiler is invoked, and finally an executable code on the heterogeneous multi-core processor can be generated. By means of the user description based programming design method on the embedded heterogeneous multi-core processor, parallel programming practices such as developing a parallel compiler on a general personal computer (PC) or a high-performance computing platform, establishing a parallel programming language and porting a parallel library are effectively avoided, the difficulty of developing a parallel program on the heterogeneous multi-core processor platform in the embedded field is greatly reduced, the purpose of parallel programming based on the user description and parallelization interactive guide is achieved.

Description

technical field [0001] The present invention generally relates to the field of parallel programming of heterogeneous multi-core processors, in particular to a programming method based on user description on embedded heterogeneous multi-core processors. Background technique [0002] With the continuous progress of integrated circuit technology and the development of processor system, multiple cores with different structures, functions, status, power consumption and computing performance are integrated into one chip to form a heterogeneous multi-processor system-on-chip (Heterogeneous Multi-processor System-on-chip). -chips, HMPSoCs), through the parallel execution of applications on it to obtain high execution efficiency, to meet the needs of high performance, real-time, cost and power consumption in the fields of consumer electronics and network multimedia, and become an embedded system The mainstream architecture of the design. [0003] Embedded heterogeneous multi-core pr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/44
Inventor 翟文正胡越黎周俊王龙杰
Owner SHANGHAI UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com