Laterally diffused MOSFET (LDMOS) and method for manufacturing same
A manufacturing method and technology of injection area, which are applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of increasing device area, achieve good balance and improve the effect of breakdown voltage
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0020] see figure 2 , the LDMOS device of the present invention has a p-type epitaxial layer 11 and an n well 12 on a p-type silicon substrate 10 . Since the n-well 12 is relatively deep, it is also commonly referred to as a deep n-well 12 . In the n-well 12 there is an isolation structure 13 and a low-voltage p-well 14 . Above the n-well 12 is a gate oxide layer 15 and a gate 16, and the gate 16 is surrounded by a dielectric to form a floating gate. One end of the gate 16 is above the low-voltage p-well 14 , and the other end is above the isolation structure 13 . The low-voltage p-well 14 has an n-type lightly doped drain implantation region 17 and an n-type heavily doped drain implantation region 181, and the n-type heavily doped drain implantation region 181 serves as the source of the LDMOS device. The n-well 12 also has an n-type heavily doped drain implant region 182, serving as the drain of the LDMOS device.
[0021] Compared with the traditional LDMOS device, the ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com