Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip packaging structure

A chip packaging structure, chip technology, applied in the direction of electrical components, electrical solid devices, circuits, etc., can solve the problems of easy-to-collapse electrical properties, long bonding wire length, low product yield, etc., to reduce the probability of collapse and reduce short-circuit long effect

Active Publication Date: 2008-01-23
CHIPMOS TECHSHANGHAI +1
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Since these inner pins 122 are arranged along the periphery of the chip 110, the length of these bonding wires 130 is relatively long, and it is easy to collapse and cause an electrical short circuit.
In addition, due to the long length of these bonding wires 130, these bonding wires 130 are also easily torn off by the liquid packaging compound 140 poured into the mold when forming the encapsulant 140, resulting in electrical disconnection.
Therefore, as far as the packaging process is concerned, the design of the existing chip packaging structure 100 is likely to cause a low product yield.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip packaging structure
  • Chip packaging structure
  • Chip packaging structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0044] FIG. 2 is a schematic cross-sectional view of a chip packaging structure according to an embodiment of the present invention. Please refer to FIG. 2 , the chip packaging structure 200 includes a chip 210 , a lead frame 220 , a plurality of first bonding wires 230 and an encapsulant 240 . The chip 210 has an active surface 212 and a plurality of first pads 214 disposed on the active surface 212 , and the first pads 214 are located on one side of the active surface 212 . In more detail, the first pads 214 are adjacent to one side of the active surface 212 .

[0045] The chip 210 is fixed under the lead frame 220 . The lead frame 220 has a plurality of first inner leads 220a and a plurality of second inner leads 220b, wherein the first inner leads 220a are located on the active surface 212, and each first inner lead 220a is connected to each second inner lead 220b. One end of the inner pin 220 b is located on the periphery of the first pads 214 .

[0046] The first bond...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A chip packaging structure comprises a chip, a lead frame, a plurality of weld lines and a packaging colloid. Wherein, the chip is provided with a positive surface and a plurality of connecting gaskets arranged on one side of the positive surface. The chip is fixed below the lead frame. The lead frame is provided with a plurality of first inner pins and a plurality of second inner pins. These first inner pins are positioned on the positive surface. In addition, an end of each first inner pin and each second inner pin is arranged peripherally in these connecting gaskets. These weld lines are respectively connected between the first inner pin and the connecting gasket and between the second inner pin and the connecting gasket. The chip, the first inner pin, the second inner pin and the weld line are wrapped by the packaging colloid. For the connecting gasket is positioned on one side of the positive surface, rate of collapsed weld line is reduced.

Description

technical field [0001] The present invention relates to a chip packaging structure, and in particular to a chip packaging structure (CHIP PACKAGE STRUCTURE) with a lead frame. Background technique [0002] In the semiconductor industry, the production of integrated circuits (IC) can be mainly divided into three stages: integrated circuit design (IC design), integrated circuit manufacturing (IC process) and integrated circuit packaging (IC package). [0003] In the fabrication of integrated circuits, chips are completed through wafer fabrication, integrated circuit formation, and wafer sawing. The wafer has an active surface, which generally refers to the surface of the wafer with active devices. After the integrated circuit inside the wafer is completed, the active surface of the wafer is further equipped with a plurality of bonding pads, so that the chips formed by dicing the wafer can be electrically connected to the outside through these bonding pads. carrier. The carr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L23/482H01L23/488
CPCH01L2224/48091H01L2224/4826H01L2924/19107
Inventor 吴燕毅李欣鸣黄志龙
Owner CHIPMOS TECHSHANGHAI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products