Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

One terminal capacitor interface circuit

a capacitor and interface circuit technology, applied in the field of interface circuits, can solve the problems of low frequency noise, inability to easily correct the offset error of the integration amplifier, and the limitation of the circuit topologies that can be used, and achieve the effect of low frequency nois

Active Publication Date: 2007-10-25
ANALOG DEVICES INC
View PDF11 Cites 36 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0009] It is a further object of this invention to provide such an improved one terminal capacitor interface circuit which can cancel amplifier offset error and 1 / f low frequency noise.
[0020] In a preferred embodiment the differential integrating amplifier may include a control circuit for controlling the input common mode voltage at the summing nodes to be substantially equal to an applied reference voltage. The differential integrating amplifier may include a control circuit for controlling the output common mode voltage of the amplifier to be substantially equal to an applied reference voltage. The differential integrating amplifier may include a chopper circuit for selectively inverting the inputs and the outputs of the differential integrating amplifier for canceling amplifier offset error and low frequency noise.

Problems solved by technology

This then limits the circuit topologies that can be used.
In all cases the variation in Vy will corrupt the charge being transferred from the sensor to the integrator, and will cause an error in the measurement of the sensor output.
With these single input integration circuits the integration amplifier offset error and 1 / f low frequency noise cannot be easily corrected.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • One terminal capacitor interface circuit
  • One terminal capacitor interface circuit
  • One terminal capacitor interface circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] Aside from the preferred embodiment or embodiments disclosed below, this invention is capable of other embodiments and of being practiced or being carried out in various ways. Thus, it is to be understood that the invention is not limited in its application to the details of construction and the arrangements of components set forth in the following description or illustrated in the drawings. If only one embodiment is described herein, the claims hereof are not to be limited to that embodiment. Moreover, the claims hereof are not to be read restrictively unless there is clear and convincing evidence manifesting a certain exclusion, restriction, or disclaimer.

[0035] There is shown in FIG. 1, a conventional prior art one terminal capacitor interface circuit 10 which includes an integrating amplifier 12 including amplifier 14 with feedback or integrating capacitor Cint 16. Also included in interface circuit 10 are phased switches 18 and 20. The capacitor 22 whose capacitance is ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A differential capacitor one terminal capacitor interface circuit for sensing the capacitance of first and second capacitors includes a differential integrating amplifier having first and second summing nodes and an input common mode voltage; and a switching circuit for charging a first capacitor of said differential one terminal capacitor to a first voltage level and a second capacitor of said differential one terminal capacitor to a second voltage level in a first phase, in a second phase connecting said first capacitor to said first summing node and said second capacitor to said second summing node of said amplifier to provide first and second output changes substantially representative of the difference between said first and second voltage levels and said input common mode voltage, in a third phase charging said first capacitor to said second voltage level and said second capacitor to said first voltage level, and in a fourth phase connecting said first capacitor to said second summing node and said second capacitor to said first summing node of said amplifier to provide third and fourth output changes substantially representative of the difference between said first and second voltage levels and said input common mode voltage, the combined first, second, third and fourth changes representing the capacitance of said first and second capacitors substantially independent of said input common mode voltage.

Description

RELATED APPLICATIONS [0001] This application is a divisional patent application of, and claims the benefit of and priority to U.S. patent application Ser. No. 11 / 370,764 filed Mar. 8, 2006, which claims the benefit of and priority to U.S. Provisional Application No. 60 / 660,415 filed Mar. 9, 2005, all of which are incorporated by reference herein.FIELD OF THE INVENTION [0002] This invention relates to an interface circuit for sensing capacitance of a one terminal capacitance, and more particularly to such an interface circuit useful in sigma delta modulators and converters and charge amplifiers or capacitance to voltage converters. BACKGROUND OF THE INVENTION [0003] A large number of sensors are capacitive—the physical effect being measured is translated into a change in capacitance which can then be measured electrically. In many cases the two terminals of the sensor capacitor are floating, that is, neither are at a fixed potential. This is very convenient when interfacing the senso...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): G01R27/26
CPCG01D5/24H03M3/458H03M3/34G01P15/125
Inventor O'DOWD, JOHNMCCARTNEY, DAMIENBANARIE, GABRIEL
Owner ANALOG DEVICES INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products