Mfg. method of semiconductor device with opening portion

A manufacturing method and semiconductor technology, which can be used in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., to solve problems such as metal filling for wiring, disconnection of anti-diffusion films, and reduction in reliability of semiconductor devices.

Inactive Publication Date: 2003-10-08
SANYO ELECTRIC CO LTD
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0012] Then, if such a wall-shaped residue is formed, it is difficult to fill the via hole 111 and the wiring trench 112 with wiring metal, and as a result, it may be difficult to perform wiring in the via hole 111 and the wiring trench 112. question
Also, even if it is possible to form wiring such as Figure 41 As shown, problems such as disconnection after the formation of the diffusion prevention film 134 and the wiring 135 also occur.
For this reason, there is a problem of lowering the reliability of the semiconductor device.
[0013] In addition, not limited to the above examples, there is also a problem in that the reliability of the semiconductor device is reduced due to the residue of the antireflection film in the method of forming the two-stage stepped opening on the interlayer insulating film with the antireflection film.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Mfg. method of semiconductor device with opening portion
  • Mfg. method of semiconductor device with opening portion
  • Mfg. method of semiconductor device with opening portion

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] Next, description will be given based on attached drawings of embodiments of the present invention.

[0033] Implementation form 1

[0034] refer to Figure 1 to Figure 11 , the method of manufacturing the semiconductor device according to the first embodiment will be described. First, if figure 1 As shown, on the surface of the semiconductor substrate 1, MOS transistors and wiring structures connected to the MOS transistors are formed. This MOS transistor includes a pair of source / drain regions 2 formed at a predetermined interval interposed in a channel region, and a gate electrode 4 formed through a gate insulating film 3 on the channel region. In addition, the wiring structure connected to the MOS transistor includes a tungsten plug 6 filled in the via hole 5a formed in the interlayer insulating film 5, and a nitrogen plug formed along the surface of the wiring trench 5b of the interlayer insulating film 5. An anti-diffusion film 7 made of a tantalum oxide (TaN...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

When an antireflection film is used when forming the two-stage stepped opening on the interlayer insulating film, it is possible to obtain a semiconductor device manufacturing method capable of preventing a decrease in reliability. The manufacturing method of this semiconductor device comprises the steps of forming a first resist pattern on a predetermined region on an antireflective film, using the first resist pattern as a mask to form a first opening in an interlayer insulating film, leaving After removing the first anti-corrosion pattern on the anti-reflection film, in the predetermined area on the anti-reflection film, the process of forming the second anti-corrosion pattern, using the second anti-corrosion pattern as a mask, at least on the top of the first opening, A step of forming a second opening having a larger opening area than the first opening.

Description

technical field [0001] The present invention relates to a method of manufacturing a semiconductor device, and more particularly to a method of manufacturing a semiconductor device having an opening. Background technique [0002] In recent years, attempts have been made to simplify the process by using a dual damascene (Dual Damascene) method when forming multilayer wiring of a semiconductor device. This double embedding method is: After forming a via hole and a wiring trench on the interlayer insulating film, by embedding metal in the via hole and wiring trench, simultaneously forming the embedded wiring that becomes the upper wiring layer In this dual damascene method, as a process of forming a via hole and a wiring trench, a plug is obtained to obtain a contact with the underlying wiring layer. After the via hole is formed in the insulating film, the upper portion of the via hole is opened again to form a trench for embedded wiring. [0003] Usually, the aforementioned v...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/311H01L21/768
CPCH01L21/31116H01L21/31122H01L21/31138H01L21/31144H01L21/76807H01L21/76808
Inventor 后藤隆池田典弘山冈义和
Owner SANYO ELECTRIC CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products