Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

High electron mobility transistor epitaxial wafer preparation method for improving crystal quality

A technology with high electron mobility and crystal quality, which is applied in the fields of crystal growth, chemical instruments and methods, and semiconductor/solid-state device manufacturing, etc. Issues affecting the quality of high electron mobility transistors

Pending Publication Date: 2022-05-17
HC SEMITEK ZHEJIANG CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] HEMT epitaxial wafers often use silicon substrates as substrates for growth, but on the one hand, oxides similar to silicon oxide are prone to exist on the surface of silicon substrates. These oxides are decomposed during high-temperature epitaxial growth, and the decomposed oxygen atoms will Into the epitaxial material grown on the silicon substrate, as impurities affect the quality of the final high electron mobility transistor epitaxial wafer; on the other hand, when the AlN layer is grown on the silicon substrate, the Al as the growth source of the AlN layer The pre-reaction between the organic source and ammonia is very serious, and the Ⅴ / Ⅲ ratio of AlN layer growth is low, which will lead to more N vacancy defect states in the AlN layer, resulting in more defects in the obtained high electron mobility transistor ; More impurities and defects will affect the quality of the final high electron mobility transistor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High electron mobility transistor epitaxial wafer preparation method for improving crystal quality
  • High electron mobility transistor epitaxial wafer preparation method for improving crystal quality
  • High electron mobility transistor epitaxial wafer preparation method for improving crystal quality

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] In order to make the purpose, technical solution and advantages of the present disclosure clearer, the implementation manners of the present disclosure will be further described in detail below in conjunction with the accompanying drawings.

[0034] Unless otherwise defined, the technical terms or scientific terms used herein shall have the usual meanings understood by those having ordinary skill in the art to which the present disclosure belongs. "First", "second", "third" and similar words used in the specification and claims of this disclosure do not indicate any order, quantity or importance, but are only used to distinguish different components . Likewise, words like "a" or "one" do not denote a limitation in quantity, but indicate that there is at least one. Words such as "comprises" or "comprising" and similar terms mean that the elements or items listed before "comprising" or "comprising" include the elements or items listed after "comprising" or "comprising" a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a high-electron-mobility transistor epitaxial wafer preparation method capable of improving crystal quality, and belongs to the technical field of semiconductor devices. And carrying out plasma treatment on the surface of the AlN layer by using N2O gas. And carrying out plasma treatment on the surface of the AlN layer by using the nitrogen atom group and the oxygen atom group with positive charges. The nitrogen atom groups with positive charges can fill nitrogen vacancy defects in the AlN layer of the negative electrode, and the defects are reduced. Oxygen atoms with negative charges are decomposed from oxide on the surface of the silicon substrate and are combined with oxygen atoms in the N2O plasma to generate oxygen molecules, and impurities are reduced. The hydrogen carries out plasma treatment on the surface of the AlN layer, and hydrogen atoms and oxygen atoms can be combined to generate H2O which is discharged out of the reaction cavity. Defects and impurities existing in the AlN layer are effectively reduced, and the quality of the AlN layer is effectively improved, so that the quality of the finally obtained high-electron-mobility transistor is improved.

Description

technical field [0001] The disclosure relates to the technical field of semiconductor devices, in particular to a method for preparing high electron mobility transistor epitaxial wafers with improved crystal quality. Background technique [0002] HEMT (High Electron Mobility Transistor, High Electron Mobility Transistor) is a heterojunction field effect transistor, which is widely used in various electrical appliances. The HEMT epitaxial wafer is the basis for preparing HEMT devices. The HEMT epitaxial wafer includes a substrate and an AlN layer, an AlGaN buffer layer, a GaN high resistance layer, a GaN channel layer, an AlGaN barrier layer and a GaN capping layer stacked on the substrate in sequence. [0003] HEMT epitaxial wafers often use silicon substrates as substrates for growth, but on the one hand, oxides similar to silicon oxide are prone to exist on the surface of silicon substrates. These oxides are decomposed during high-temperature epitaxial growth, and the deco...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/02H01L21/335C30B25/18C30B29/40
CPCH01L21/02381H01L21/02458H01L21/0254H01L21/02658H01L29/66462C30B25/186C30B25/183C30B29/403C30B29/406
Inventor 蒋媛媛刘旺平
Owner HC SEMITEK ZHEJIANG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products