Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Low-power-consumption key and external interrupt compatible wake-up circuit and control method thereof

An external interrupt and wake-up circuit technology, applied in electrical components, electronic switches, pulse technology, etc., can solve the problem of increasing the scale of digital codes and the complexity of digital logic, unable to use traditional processing methods for edge detection, and increasing the power supply of digital logic functions. power consumption and other issues, to achieve the effect of less quantity, less layout area, and fewer types of devices

Active Publication Date: 2021-01-08
合肥寰芯微电子科技有限公司
View PDF11 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the deep sleep state, the digital logic reset part is in a state of no power supply and no clock, and the traditional processing method cannot be used for edge detection. It belongs to the wake-up reset of the power-on process rather than a simple soft reset process. The processing method is difficult to implement.
[0006] In the prior art, clock-independent digital combinatorial logic is often used to wake up the circuit, but it will multiply the size of the digital code and the complexity of the digital logic, and will significantly increase the power consumption of the digital logic with constant power supply

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low-power-consumption key and external interrupt compatible wake-up circuit and control method thereof
  • Low-power-consumption key and external interrupt compatible wake-up circuit and control method thereof
  • Low-power-consumption key and external interrupt compatible wake-up circuit and control method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0050] A preferred embodiment of the present invention will be described in detail below with reference to the accompanying drawings.

[0051] The purpose of the present invention is to propose such a low-power button and external interrupt compatible wake-up circuit. Since this circuit works in a deep sleep state, there is no clock and no power supply. The new wake-up circuit principle does not require the leading participation of digital logic. External interrupt excitation or key excitation forces the analog circuit part to forcibly turn on the power supply and clock, thereby resetting the entire chip circuit. Compared with the button reset signal, the external interrupt signal lasts for a shorter high level time, generally only a few clock cycles, which means that the wake-up circuit must be able to accept the extremely short duration of the external interrupt pulse, and the duration that does not depend on the pulse level is The key to the success of the wake-up circuit. ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a low-power-consumption key and external interrupt compatible wake-up circuit, which comprises: a Schmitt trigger comprising an input interface for receiving an external interrupt signal, a signal control end for controlling the enabling of the external interrupt signal, and an output interface; a first phase inverter, wherein the input end of the first phase inverter is connected with a power supply control signal for controlling a clock module power supply, and the output end of the first phase inverter is connected with the input end of the first level converter; a first level converter, wherein the output end of the first level converter is connected with the input end of the second level converter; a second level converter, wherein the output end of the secondlevel converter is connected with one input end of a first AND gate; a third level converter, wherein the input end of the third level converter is connected with a power supply control signal, and the output end of the third level converter is connected with the other input end of the first AND gate; the first AND gate which outputs a bottom circuit power supply signal for controlling the bottomcircuit to supply power; and a second AND gate, wherein the other input end of the second AND gate is in signal connection with the key, and the output end of the second AND gate is connected with oneinput end of the first AND gate.

Description

technical field [0001] The invention relates to the field of circuit wake-up, in particular to a low-power button and external interrupt compatible wake-up circuit and a control method thereof. Background technique [0002] With the rise of the Internet of Everything and artificial intelligence, more and more low-cost, low-power wireless communication solutions are emerging to provide solutions to the "last mile" problem of the Internet of Things. Low-power design has become a major The technical focus of chip manufacturers. [0003] In order to achieve extremely low power consumption, the chip often needs to enter a deep sleep state with no clock, no power supply or a small part of power supply when there is no work task. This "suicide" power-off that cuts off its own power supply poses a challenge to the design of the wake-up circuit. Therefore, whether the wake-up circuit can operate normally is the key core of the low-power application of the entire chip. [0004] In l...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03K17/22H03K17/24H03K17/04H03K17/30H03K17/965H03K17/16
CPCH03K17/223H03K17/24H03K17/04H03K17/302H03K17/965H03K17/161
Inventor 游超于涛张杰
Owner 合肥寰芯微电子科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products