Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Parallel processing device and parallel processing method

a processing device and parallel processing technology, applied in the field of parallel processing apparatus, can solve the problems of prolonging the time required, reducing the effect of parallel processing speed, and reducing the time required to totalize true cells

Inactive Publication Date: 2009-01-20
NIPPON TELEGRAPH & TELEPHONE CORP
View PDF17 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention is a parallel processing apparatus and method that allows processors in a matrix to perform predetermined processing and add results to a matrix. The processing results are added row by row of the matrix at a predetermined interval, and a totalization result is outputted as a totalization of the processing results of all processors. This allows for efficient processing and totalization of results. The apparatus and method can be used in various applications such as data processing and analysis.

Problems solved by technology

In parallel processing, therefore, if the collecting process such as the totalization of true or false is not fast, the effect of increasing the operation speed by the parallel processing is lost.
For example, when the first method is applied to an apparatus for verifying fingerprints as described above, if the number of cells is increased to raise the accuracy, the time required to totalize true cells prolongs, and this extends the time required for the verification process, and deteriorates the convenience.
This makes it difficult to ensure accuracy, and produces an error in the totalization result.
If an error occurs in the totalization result, therefore, the verification ratio lowers, and this makes it impossible to assure high security.
Furthermore, in either method described above, totalization cannot be performed for arbitrary ones of a plurality of arrayed cells.
Accordingly, when the above conventional techniques are applied to, e.g., fingerprint verification, any portion of a detected fingerprint cannot be compared.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Parallel processing device and parallel processing method
  • Parallel processing device and parallel processing method
  • Parallel processing device and parallel processing method

Examples

Experimental program
Comparison scheme
Effect test

first embodiment

[0053]FIG. 1 is a view showing an example of the arrangement of a parallel processing apparatus according to the first embodiment of the present invention. This parallel processing apparatus is made up of cells 101 arranged into m rows×n columns, a column range selector 105, a row adder 106, a row selection controller 107, and an accumulation adder 110. Each cell 101 has a processing circuit 102 for performing predetermined processing. The row selection controller 107 has a row decoding circuit 171 connecting to select signal lines 103, a row range setting unit 172, and a row address signal generator 173. The input and output of each processing circuit 102 are connected to the select signal line 103 and a data bus (data output line) 104, respectively.

[0054]The select signal line 103 corresponding to each row is connected to the row decoding circuit 171 of the row selection controller 107. The data bus 104 corresponding to each column is connected to the row adder 106 via the column ...

second embodiment

[0073]The column range selector 105 will be explained in more detail below. FIG. 4 is a view showing an example of the arrangement of the column range selector 105 in the parallel processing circuit shown in FIG. 1. The column range selector 105 shown in FIG. 4 is characterized by comprising an output enable signal generator 151, a column range setting unit 152, and output enabling circuits 153 formed in one-to-one correspondence with the data buses 104.

[0074]The output enabling circuit 153 controls an output signal from the data bus 104, in accordance with an output enable signal from the output enable signal generator 151. If the output enable signal is “enable”, the signal from the data bus 104 is directly output. If the output enable signal is “disable”, “0” (zero) is output. In this way, only processing results from the processing circuits 102 of the cells 101 within the designated totalization range (column range) can be added without changing the arrangement of the row adder ...

third embodiment

[0078]The output enable signal generator will be described in more detail below. FIG. 6 is a view showing an example of the arrangement of the output enable signal generator 151 in the column range selector 105 shown in FIG. 4. The output enable signal generator 151 shown in FIG. 6 is characterized by comprising a column decoding circuit 501, a column address signal generator 502, an initializing circuit 503, and a plurality of storage circuits 504 corresponding to the output enabling circuits 153.

[0079]Each storage circuit 504 holds an output enable signal to be output to the output enabling circuit 153. This output enable signal can be set in the storage circuit 504 as follows. First, the storage circuits 504 are initialized by the initializing circuit 503. After that, by selecting columns to be enabled to output data, an output enable signal is set in the corresponding storage circuits 504. Rows to be enabled to output data are set in the column range setting unit 152, and the ro...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A row decoding circuit (171) outputs a select signal to a row set in a row range setting unit (172) to select a select signal line (103), processing results from processing circuits (102) on this row are output to a data output line (104), and a row adder (106) adds processing results output to a data output line (104) of a column set in a column range selector (105).

Description

[0001]The present patent application is a non-provisional application of International Application No. PCT / JP2004 / 001526, filed Feb. 13, 2004.TECHNICAL FIELD[0002]The present invention relates to a parallel processing apparatus for performing parallel processing by totalizing a plurality of processing results obtained by processors of a plurality of cells arranged in a matrix and, more particularly, to a parallel processing apparatus and parallel processing method of rapidly and accurately totalizing totalization results.BACKGROUND ART[0003]To perform high-speed information processing, parallel processing apparatuses which simplify individual processes and perform these simplified processes in parallel have been developed. An example is a parallel processing apparatus in which cells each for performing simple processing are arranged in a matrix to form a cell array, and these cells in this cell array are operated in parallel. An application example of this parallel processing appara...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(United States)
IPC IPC(8): G06F15/00G06F15/76G06F7/00G06F7/509G06F7/60G06V10/10G06V10/20G11C8/02
CPCG06F7/5095G06K9/00006G06K9/00986G06K9/6202G06K9/78G06K9/80G06F7/607G06V40/12G06V10/955G06V10/751G06V10/10G06V10/20
Inventor SHIMAMURA, TOSHISHIGEMORIMURA, HIROKIFUJII, KOJISHIGEMATSU, SATOSHIMACHIDA, KATSUYUKI
Owner NIPPON TELEGRAPH & TELEPHONE CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com