Clock generation circuit, switching power supply device, and semiconductor device

a clock generation circuit and switching power supply technology, applied in the direction of generating/distributing signals, power conversion systems, dc-dc conversion, etc., can solve the problems of large circuit scale of the pll circuit and large clock generation circui

Active Publication Date: 2019-12-19
ROHM CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0019]According to the present invention, it is possible to provide a clock generation circuit capable of generating an output clock of a desired duty ratio with a small circuit scale, and a switching power supply device and a semiconductor device that are related to the clock generation circuit.

Problems solved by technology

However, a circuit scale of the PLL circuit is relatively large, and hence the clock generation circuit becomes large when the PLL circuit is used.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Clock generation circuit, switching power supply device, and semiconductor device
  • Clock generation circuit, switching power supply device, and semiconductor device
  • Clock generation circuit, switching power supply device, and semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

first example

[0072]A first example is described below. In the first example, as illustrated in FIG. 6, it is supposed that the external clock CK_EX is input to the input terminal EX, and that the selection signal SEL is “1”. In addition, it is supposed that capacitance values of the capacitors C1, C2, and C3 are the same, and that the value of the constant current I2 is ½ of the value of the constant current I1. In this case, the fixed duty ratio is set to 50% (the reason will be apparent from the following description).

[0073]FIG. 7 is a signal waveform diagram under supposition of the first example. A certain period of the external clock CK_EX is noted, and the up edge timing of the external clock CK_EX is regarded as a starting point, for describing the operation of the clock generation circuit 1. In FIG. 7, a solid polygonal line 510a, a broken polygonal line 510b, and a dot-dashed polygonal line 510c indicate waveforms of the voltages Va, Vb, and Vc, respectively.

[0074]At timing TA1, an up e...

second example

[0081]A second example is described. In the second example, as illustrated in FIG. 8, it is supposed that the external clock CK_EX is not input to the input terminal EX and that the selection signal SEL is “0”. In addition, it is supposed that the capacitance values of the capacitors C1, C2, and C3 are the same, and that the value of the constant current I2 is ½ of the value of the constant current I1 In this case, similarly to the first example, the fixed duty ratio is set to 50%.

[0082]FIG. 9 is a signal waveform diagram under supposition of the second example. When the external clock CK_EX is not input, the output clock CLK is generated in synchronization with the signal CK_P1 as the internal clock. An up edge occurs periodically in the signal CK_P1, and an occurrence interval of the up edges in the signal CK_P1 corresponds to the period of the internal clock. A certain period of the internal clock is noted, and the up edge timing of the internal clock is regarded as a starting po...

third example

[0090]A third example is described. In the third example, as illustrated in FIG. 10, it is supposed that the external clock CK_EX is input to the input terminal EX and that the selection signal SEL is “1”. In addition, it is supposed that the capacitance values of the capacitors C1, C2, and C3 are the same, and that the value of the constant current I2 is ⅓ of the value of the constant current I1. In this case, the fixed duty ratio is set to ⅓ (approximately 33%).

[0091]FIG. 11 is a signal waveform diagram under supposition of the third example. A certain period of the external clock CK_EX is noted, and the up edge timing of the external clock CK_EX is regarded as a starting point, for describing the operation of clock generation circuit 1. In FIG. 11, a solid polygonal line 530a, a broken polygonal line 530b, a dot-dashed polygonal line 530c indicate waveforms of the voltages Va, Vb, and Vc, respectively.

[0092]An up edge (i.e. switch from low level to high level) occurs in the exter...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A clock generation circuit, which generates an output clock using an external clock as a target clock, includes a circuit arranged to change the output clock to high level in synchronization with an up edge of the target clock, circuits arranged to generate first and second ramp voltages with a period of interval between neighboring up edges of the target clock, and a circuit arranged to hold a comparison voltage corresponding to a second ramp voltage when an up edge of the target clock occurs. The level of the output clock is changed from high level to low level based on a comparison result between the first ramp voltage and the comparison voltage.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS[0001]This nonprovisional application claims priority under 35 U.S.C. § 119(a) on Patent Application No. 2018-114197 filed in Japan on Jun. 15, 2018, the entire contents of which are hereby incorporated by reference.BACKGROUND OF THE INVENTIONField of the Invention[0002]The present invention relates to a clock generation circuit, a switching power supply device, and a semiconductor device.Description of Related Art[0003]FIG. 20 is a structural block diagram of a conventional clock generation circuit 901. The clock generation circuit 901 includes an internal clock generation unit 902 and a phase locked loop (PLL) circuit 903. Further, when an external clock is supplied to the clock generation circuit 901, the PLL circuit 903 generates and outputs an output clock based on the external clock. When the external clock is not supplied, the PLL circuit 903 generates and outputs an output clock based on the internal clock from the internal clock genera...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(United States)
IPC IPC(8): G11C7/22G11C16/30G11C16/12H03L7/081H03L7/14G06F1/04
CPCG06F1/04H03L7/0814G11C16/12G11C16/30G11C7/222H03L7/14G11C5/063H02M3/1584H02M1/0003H02M3/1586
Inventor YOSHIDA, TAKEHIROFUKUSHIMA, SHUN
Owner ROHM CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap