Method and apparatus for performing frame processing for a network

Inactive Publication Date: 2002-01-24
AVAYA MANAGEMENT LP
View PDF0 Cites 50 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0018] The advantages of the invention are numerous. One advantage of the invention is that a frame processing apparatus is able to process frames faster, thus allowing the frame processing apparatus to service more ports than conventionally possible. Another advantage of the invention is that the frame processing apparatus according to the invention requires significantly fewer integrated circuit chips per port serviced.
[0019] Other aspects and advantages of the invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.
[0020] The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:
[0021] FIG. 1 is a block diagram of a conventional frame processing apparatus;
[0022] FIG. 2 is a block diagram of a frame processing apparatus according to an

Problems solved by technology

One problem with conventional frame processing apparatuses, such as the conventional frame processing apparatus 100 illustrated in FIG. 1, is that the general purpose microprocessor is not able to process data frames at high speed.
As a result, the number of ports that the conventional frame processing apparatus can support is limited by the speed at which the general purpose microprocessor can perform the filtering operations.
The use of specialized microprocessors is an improvement but places additional burdens on the bandwidth requirements of the data paths.
Another problem with the conventional frame processing apparatus is that the data path to and from the physical layer and the frame buffer during reception and transmission of data has various bottlenecks that render the conventional hardware design inefficient.
Yet another disadvantage of the conventional frame processing apparatus is that it requires a large number of integrated circuit chips.
Although frame processing could be implemented in hardwired logic, such an approach would be unreasonable given the complexities of the frame processing.
In addition, the normal initialization process of sending loop-media test frames is not applicable when connectivity has been ascertained prior to any insertion attempt.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and apparatus for performing frame processing for a network
  • Method and apparatus for performing frame processing for a network
  • Method and apparatus for performing frame processing for a network

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0130]

3 Opcode Instruction Effect 00 halt # Stop processing until restart at next frame, optionally abort frame 01 jmp # jmp to immediate location 02 sti #,d1 store immediate to RxFIFO, variable ram or registers 03 or #,s mem[d] = mem[s] OR immediate, if only s specified, d=s 04 xor #,s mem[d] = mem[s] XOR immediate, if only s specified, d=s 05 and #,s mem[d] = mem[s] AND immediate, if only s specified, d=s 06 sub #,s, mem[d] = mem[s] - immediate, if only s specified, d =s 07 add #,s, mem[d] = mem[s] + immediate, if only s specified, d=s 08 cje #,s,pc compare mem[s] with immediate; jump to PC if result zero 09 cjne #,s,pc compare mem[s] with immediate; jump to PC if result non-zero 0A cjgte #,s,pc compare mem[s] with immediate; jump to PC if greater or equal 0B cjlt #,s,pc compare mem[s] with immediate; jump to PC if less than 0C subje #,s,pc mem[s] = (mem[s] - immediate); jump to PC if result non-zero 0D subjne #,s,pc mem[s] = (mem[s] - immediate); jump to PC if result zero 0E cjin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

An improved frame processing apparatus for a network that supports high speed frame processing is disclosed. The frame processing apparatus uses a combination of fixed hardware and programmable hardware to implement network processing, including frame processing and media access control (MAC) processing. Although generally applicable to frame processing for networks, the improved frame processing apparatus is particular suited for token-ring networks and ethernet networks. The invention can be implemented in numerous ways, including as an apparatus, an integrated circuit and network equipment.

Description

COPYRIGHT NOTICE[0001] A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.[0002] 1. Field of the Invention[0003] The present invention relates to data communications networks and, more particularly, to switching data frames through data communications networks.[0004] 2. Description of the Related Art[0005] Frame processing is performed at nodes of networks, such as local area networks (LANs). By processing frames, the nodes are able to determine how to forward or switch frames to other nodes in the network.[0006] FIG. 1 is a block diagram of a conventional frame processing apparatus 100. The conventional frame processing apparatus 100 is suitable for use in a LAN, namely a t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04L12/56H04L29/06
CPCH04L49/90H04L69/12
Inventor NOLL, MICHAELSMALLWOOD, MARKCLARKE, MICHAEL
Owner AVAYA MANAGEMENT LP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products