Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

General hardware accelerator system platform oriented to YOLO algorithm and capable of being rapidly deployed

A hardware accelerator and system platform technology, applied in neural learning methods, biological neural network models, neural architectures, etc., can solve problems such as high deployment difficulty, high power consumption, and general-purpose processor CPUs that cannot meet high-performance requirements. The effect of high complexity and low power consumption

Pending Publication Date: 2022-06-24
BEIJING UNIV OF TECH
View PDF0 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Existing deployment solutions are generally based on CPU, GPU, FPGA, or ASIC platforms, but general-purpose processor CPUs cannot meet high-performance requirements, GPU acceleration delays are high, power consumption is high, and AISC development costs are high, so it has programmable, high parallelism, FPGAs with low power consumption have received widespread attention
However, as the complexity of the YOLO algorithm is getting higher and higher, and the update iteration is getting faster and faster, the FPGA accelerator of the current convolutional neural network highlights the problems of high deployment difficulty and long development cycle.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • General hardware accelerator system platform oriented to YOLO algorithm and capable of being rapidly deployed
  • General hardware accelerator system platform oriented to YOLO algorithm and capable of being rapidly deployed
  • General hardware accelerator system platform oriented to YOLO algorithm and capable of being rapidly deployed

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0013] The present invention will be further described in detail below with reference to the accompanying drawings.

[0014] like figure 1 Shown is a schematic diagram of the system platform of the present invention, which is mainly composed of an ARM subsystem, an FPGA subsystem and an off-chip memory. When the system starts, the parameter initialization module in the ARM subsystem reads the configuration file of the algorithm, completes the initialization of the structure variables of the drive parameters, and the configuration file is written in a certain format, such as figure 2 As shown, it includes the YOLO algorithm version, the operator type of each layer of the model, the size and number of convolution kernels, the step size, the activation function type, the quantized Q value of the input and output feature maps, the level ID and the number of routing layers, and the input group ID, directly connected layer ID algorithm information, the driving structure types are ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A universal hardware accelerator system platform oriented to a YOLO algorithm and capable of being rapidly deployed belongs to the technical field of computers, considers the deployment requirements of the YOLO target detection algorithm on rapidness, high performance and low power consumption, and has a wide application scene. The platform is composed of an ARM subsystem, an FPGA subsystem and an off-chip memory, the ARM subsystem is responsible for parameter initialization, image preprocessing, model parameter preprocessing, data field address allocation, FPGA accelerator driving and image post-processing, and the FPGA subsystem is responsible for high-density calculation of a YOLO algorithm. After the platform is started, a YOLO algorithm configuration file is read, accelerator driving parameters are initialized, a to-be-detected image is preprocessed, then model weight and bias data are read, quantization, fusion and reordering are executed, an FPGA subsystem is driven to execute model calculation, and a calculation result is post-processed to obtain a target detection image. According to the method, the YOLO algorithm can be quickly deployed on the premise of high performance and low power consumption.

Description

technical field [0001] The invention belongs to the field of computer technology, and in particular relates to a general hardware accelerator system platform that can be quickly deployed for YOLO algorithm. Background technique [0002] With the improvement of computer computing power and the development of big data, Convolutional Neural Network (CNN) has become the mainstream in the field of computer vision. As an important branch of CNN-based computer vision, target detection algorithm, especially YOLO (You Only Look Once) series of algorithms show excellent results in terms of speed and accuracy, and are widely used in many fields, such as robot vision, security monitoring, autonomous driving, virtual reality, etc. [0003] The YOLO algorithm is constantly developing in the direction of intensive computing, large amount of data and complex structure. At the same time, the version update and iteration are fast, which makes the deployment of the algorithm more difficult, an...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06N3/063G06N3/04G06N3/08
CPCG06N3/063G06N3/08G06N3/045
Inventor 谢雪松王明浩张小玲张亮
Owner BEIJING UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products