Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Serdes interface circuit

An interface circuit and network bridge technology, applied in the field of integrated circuit chips, can solve problems such as consumption processing delay, speed, and serdes transmission efficiency, and achieve the effect of eliminating interval changes, improving transmission performance, and ensuring smooth completion

Active Publication Date: 2021-04-02
SHENZHEN PANGO MICROSYST CO LTD
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, multi-channel data alignment, recovered clock and local clock frequency difference compensation functions are slow to implement, and the multi-channel alignment function needs to be restarted, which consumes a lot of processing delay and greatly affects the transmission efficiency of the entire serdes

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Serdes interface circuit
  • Serdes interface circuit
  • Serdes interface circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] In order to make the purpose, technical solution and advantages of this specification clearer, the technical solution of this specification will be clearly and completely described below in conjunction with specific embodiments of this specification and corresponding drawings. Apparently, the described embodiments are only some of the embodiments in this specification, not all of them. Based on the embodiments in this specification, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of this specification. It should be noted that, in the case of no conflict, the embodiments in the present application and the features in the embodiments can be combined with each other.

[0016] The terms "first", "second" and "third" in the specification and claims of the present invention and the above drawings are used to distinguish different objects, rather than to describe a specific order. Furthermore, th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a Serdes interface circuit, and the circuit comprises a plurality of receiving network bridge units; each receiving network bridge unit comprises an alignment adjustment moduleused for receiving decoded data decoded in each channel of a Serdes interface, adjusting the decoded data to an alignment state and outputting alignment state data; a compensation frequency differencedeleting module which is used for deleting the special character skip pattern in the alignment state data and writing the compensation frequency difference deleting data into the FIFO cache; a data adjustment module which is used for performing data adjustment on the read-out data of the FIFO and outputting adjustment data; a frequency difference compensation module which is used for performing insertion operation on the adjustment data and outputting alignment adjustment data; and a state generation module which is used for controlling multi-channel alignment and judging whether alignment iscompleted or not. According to the interface circuit disclosed by the invention, the influence of the change of special character Apattern intervals in each channel caused by error codes is eliminated, the smooth completion of data alignment is ensured, and the transmission performance of serdes and the stability of system work are improved.

Description

【Technical field】 [0001] The invention relates to the technical field of integrated circuit chips, in particular to a Serdes interface circuit. 【Background technique】 [0002] In order to achieve a higher data rate through fewer pins, the FPGA chip uses multiple channels for data transmission through the Serdes interface. [0003] The PCS rx part in Serdes uses the special character Apattern in the data stream to bind multiple physically independent channels into a parallel channel that is logically synchronized in timing; at the same time, the elastic buffer circuit planned in PCS rx can solve the problem of recovering clocks and local clocks. Inconsistent issues. However, the multi-channel data alignment, recovery clock and local clock frequency difference compensation functions are slow to implement, and the multi-channel alignment function needs to be restarted, which consumes a lot of processing delay and greatly affects the transmission efficiency of the entire serdes...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K19/0185G06F1/10G06F5/06
CPCH03K19/0185G06F1/10G06F5/06
Inventor 袁磊宣学雷李宁
Owner SHENZHEN PANGO MICROSYST CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products