Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Parallel instruction scheduler for block isa processor

An instruction scheduling, processor technology, applied in the direction of running instruction conversion, concurrent instruction execution, instruction analysis, etc., can solve problems such as continuous improvement in area or performance

Inactive Publication Date: 2018-12-21
MICROSOFT TECH LICENSING LLC
View PDF0 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Out-of-order superscalar implementations have not shown consistent improvements in area or performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Parallel instruction scheduler for block isa processor
  • Parallel instruction scheduler for block isa processor
  • Parallel instruction scheduler for block isa processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] I. overall consideration

[0022] The present disclosure is set forth in the context of representative embodiments which are not intended to be limiting in any way.

[0023] As used in this application, the singular forms "a", "an" and "the" include plural referents unless the context clearly dictates otherwise. Also, the term "comprising" means "comprising". Furthermore, the term "coupled" encompasses mechanical, electrical, magnetic, optical, and other practical means of coupling or linking items together and does not exclude the presence of intervening elements between coupled items. Additionally, as used herein, the term "and / or" means any one or a combination of multiples of the phrase.

[0024] The systems, methods and devices described herein should not be construed as limiting in any way. Rather, the present disclosure is directed to all novel and non-obvious features and aspects of the various disclosed embodiments both alone and in various combinations an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Apparatus and methods are disclosed for implementing block-based processors, including field programmable gate-array (FPGA) implementations. In one example of the disclosed technology, an instructiondecoder configured to generate ready state data for a set of instructions in an instruction block, each of the set of instructions being associated with a different instruction identifier encoded in the transactional block and a parallel instruction scheduler configured to issue an instruction from the set of instructions based on the decoded ready state data. In some examples, the parallel instruction scheduler allows for improved area and energy savings according to the size and type of FPGA components available.

Description

Background technique [0001] Due to the continued transistor scaling predicted by Moore's Law, microprocessors have benefited from continued increases in transistor count, integrated circuit cost, manufacturing capital, clock frequency, and energy efficiency, while the associated processor instruction set The architecture (ISA) has changed very little. However, the benefits realized from the lithographic scaling that has driven the semiconductor industry for the past 40 years are slowing or even reversing. The Reduced Instruction Set Computing (RISC) architecture has been the dominant paradigm in processor design for many years. Out-of-order superscalar implementations have not shown consistent improvements in area or performance. Therefore, there is ample opportunity for improvements in processor ISAs to scale performance improvements. Contents of the invention [0002] Methods, apparatus, and computer-readable storage devices for configuring, manipulating, and compiling ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/38
CPCG06F9/3017G06F9/30181G06F9/30185G06F9/3818G06F9/3834G06F9/3873G06F9/3889G06F9/3897G06F9/3836G06F9/3838Y02D10/00G06F9/3858G06F15/7867G06F9/3856G06F9/3016G06F9/3885G06F9/3005
Inventor A·L·史密斯J·S·格雷
Owner MICROSOFT TECH LICENSING LLC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com