Method for detecting flatness of wafer table
A workbench and flatness technology, applied in the direction of measuring devices, semiconductor/solid-state device testing/measurement, instruments, etc., can solve the problems of untimely detection, loss of wafer yield, and flatness detection of the edge of the wafer workbench Major and other issues
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0026] The specific implementation manner of the present invention will be described in more detail below with reference to schematic diagrams. Advantages and features of the present invention will be apparent from the following description and claims. It should be noted that all the drawings are in a very simplified form and use imprecise scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.
[0027] refer to figure 1 , the invention provides a method for detecting the flatness of a wafer workbench, comprising:
[0028] S11: selecting a test wafer and placing it on a standard wafer workbench to etch the first layer of overlay patterns;
[0029] S12: placing the test wafer with the etched first-layer overlay pattern on an actual wafer workbench to etch the second-layer overlay pattern;
[0030] S13: Calculate the overlay accuracy of the second layer of overlay graphics relative to the first layer of ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com