Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

LDPC (Low-Density Parity-Check) decoding algorithm based on variable-node lazy serial layered scheduling

A variable node, hierarchical scheduling technology, applied in the field of low-density parity-check code decoding algorithms, can solve the problems of high delay and power consumption, slow convergence, etc., to reduce delay, power consumption, and improve error The effect of code performance

Inactive Publication Date: 2017-05-31
TOEC TECH
View PDF1 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, in modern high-speed communication systems, the serial hierarchical scheduling algorithm and its corresponding decoder still have the disadvantages of slow convergence, large delay and power consumption.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • LDPC (Low-Density Parity-Check) decoding algorithm based on variable-node lazy serial layered scheduling
  • LDPC (Low-Density Parity-Check) decoding algorithm based on variable-node lazy serial layered scheduling
  • LDPC (Low-Density Parity-Check) decoding algorithm based on variable-node lazy serial layered scheduling

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] LDPC code decoding algorithm among the present invention can be realized in FPGA platform, figure 2 The functional block diagram of its realization is given. The decoder includes a serial hierarchical scheduling processor (SLS processor), a lazy scheduling controller, a posteriori information (L(Q j )) and extrinsic information (L(r ij)) memory. The serial hierarchical scheduling processor (SLS processor) updates the posterior information of the variable nodes adjacent to the check node according to the posterior information and extrinsic information, and its process is consistent with the traditional serial hierarchical scheduling algorithm, and generates intermediate variables min(i) and smin(i) for the lazy scheduling controller to make decisions. The lazy scheduling controller includes a read address generator, a write address generator and a lazy judger. The lazy judger judges whether a certain variable node satisfies the lazy judgment condition according to t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an LDPC (Low-Density Parity-Check) decoding algorithm based on variable-node lazy serial layered scheduling. A lazy serial layered scheduling algorithm based on variable-node belief degree is employed, and the algorithm is realized based on an FPGA platform. Specifically, according to the decoding algorithm, in a serial layered scheduling algorithm execution process, if the belief degree of all variable nodes adjacent to certain check function node is very reliable, the check function node is set as a lazy node and does not participate in a follow-up iterative decoding process, so the complexity of the LDPC code decoding algorithm is reduced, and the time delay and power consumption of a decoder are reduced. For the LDPC decoders in WiMAX and DVB-S2, according to the algorithm, the time delay and power consumption can be reduced by 13.9%-36.4%.

Description

technical field [0001] The present invention relates to a decoding algorithm of a low-density parity-check code (LDPC), in particular to a variable-node lazy serial layered scheduling (Variable-Node Lazy Serial Layered Scheduling, VN-LSLS) based on a factor graph LDPC decoding algorithm. Background technique [0002] In communication systems, channel coding is an effective error detection and error correction technology that reduces the impact of noise, among which Low-Density Parity-Check Code (LDPC Code) is currently the closest coding technology to Shannon's threshold . However, the complexity of the optimal algorithm for LDPC decoding and iterative equalization is too high and often cannot be realized. Therefore, it is necessary to find a suboptimal algorithm with lower complexity. The belief propagation algorithm based on the factor graph provides a decoding scheme with low complexity and good performance, among which the sum-product algorithm (SPA) is a widely used b...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03M13/11H03M13/00
CPCH03M13/1131H03M13/114H03M13/1148H03M13/6544H03M13/6552H03M13/6555
Inventor 张建军范玉进颜凯张鹏泉
Owner TOEC TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com