Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

AES-algorithm-oriented power analysis attack resistant method based on random time delay

A random delay and anti-power consumption technology, applied in countermeasures against encryption mechanisms, encryption devices with shift registers/memory, digital transmission systems, etc., can solve the problems of high implementation costs, high impact on performance and hardware resource overhead, To solve problems such as cumbersome solutions, achieve good anti-attack effect, low anti-attack cost, and good compatibility

Active Publication Date: 2016-08-17
SOUTHEAST UNIV
View PDF7 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, some existing technologies are expensive to implement and have a great impact on performance and hardware resource overhead; some anti-attack methods have limitations, and it is difficult to resist preprocessing methods such as elastic alignment; EDA tool flow

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • AES-algorithm-oriented power analysis attack resistant method based on random time delay
  • AES-algorithm-oriented power analysis attack resistant method based on random time delay
  • AES-algorithm-oriented power analysis attack resistant method based on random time delay

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] The technical solution of the present invention will be further introduced below in combination with specific embodiments.

[0022] The traditional AES algorithm consists of 3 parts, which are the initial key addition, 9 rounds of the same round operation, and the 10th round of final transformation. Each round requires a round key to complete the key addition operation, and there are eleven subkeys in total, denoted as Kn (n=0,...,10). The subkey is obtained by expanding the initial key. The 9-cycle round operation in the middle of the AES algorithm includes four operations: byte replacement, row shift, column mixing, and key addition. The transformation at the end of the tenth round includes three operations: byte replacement, row shift and key addition. AES will generate an intermediate value data at the end of each round, which can be recorded as Dn (n=0,...,10) and stored in the register, where D10 is the ciphertext output.

[0023] Such as figure 1 As shown, ta...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an AES-algorithm-oriented power analysis attack resistant method based on random time delay. A random number generator and a random time delay module are added in an AES algorithm; a plurality of different time delay paths are provided between a register and a wheel operation module; one path is randomly selected through the random number generated by the random number generator, so that the power consumption generation time point generated by the wheel operation module trends to randomization in one clock period. The method has the advantages that the dependency of the supposed power and practical power consumption track based on hamming weight in the AES algorithm can be effectively reduced; the power analysis attack based on the hamming weight module can be effectively resisted.

Description

technical field [0001] The invention relates to the technical field of integrated circuit hardware implementation and information security, in particular to a random delay-based AES algorithm-oriented anti-power consumption attack method. Background technique [0002] With the rapid development of Internet technology and information technology, information encryption technology has very important applications in many fields. Cryptographic products can be realized by software or hardware, but hardware-based cryptographic devices have become a research hotspot due to the advantages of faster speed and lower power consumption than software. Various encryption chips based on DES (Data Encryption Standard, Data Encryption Standard), AES (Advanced Encryption Standard, Advanced Encryption Standard) and other algorithms have been extensively researched and developed. [0003] Cryptographic chips are also facing various security risks. In recent years, side-channel attacks represent...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L9/00H04L9/06
CPCH04L9/003H04L9/0631
Inventor 曹鹏申艾麟陈圣华陆启乐刘波杨锦江
Owner SOUTHEAST UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com