Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor structure and forming method thereof

A semiconductor and single crystal semiconductor technology, applied in the fields of semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of cracking of heterogeneous material films, affecting device performance, high dislocation density, etc., to relieve stress, guarantee Growth quality, low cost effect

Active Publication Date: 2013-08-14
安徽长飞先进半导体有限公司
View PDF5 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] In recent years, with the development of semiconductor technology, the integration of different kinds of heterogeneous materials on one substrate has attracted more and more attention. Different applications such as power semiconductor devices, optoelectronic devices, and high-speed logic devices often require different semiconductor materials, such as From the perspective of breakdown voltage, power semiconductor devices need SiC and GaN materials with large bandgap width. Optoelectronic devices need GaAs, GaN and other materials with direct bandgap semiconductors. High-speed logic devices need to use SiGe and other semiconductor materials. Realizing more complex functions on a chip requires high-quality heterogeneous semiconductor materials on the same substrate, and these materials are very different from the substrate materials in many properties, such as lattice structure and lattice constant. The difference in the dislocation density will cause high dislocation density, which seriously affects the performance of the fabricated device; the difference in thermal expansion coefficient will cause the epitaxial heterogeneous material film on the substrate to crack during the growth process or cooling process, and even cause the entire wafer broken

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor structure and forming method thereof
  • Semiconductor structure and forming method thereof
  • Semiconductor structure and forming method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] Embodiments of the present invention are described in detail below, examples of which are shown in the drawings, wherein the same or similar reference numerals designate the same or similar elements or elements having the same or similar functions throughout. The embodiments described below by referring to the figures are exemplary only for explaining the present invention and should not be construed as limiting the present invention.

[0032] In describing the present invention, it should be understood that the terms "longitudinal", "transverse", "upper", "lower", "front", "rear", "left", "right", "vertical", The orientation or positional relationship indicated by "horizontal", "top", "bottom", "inner", "outer", etc. are based on the orientation or positional relationship shown in the drawings, and are only for the convenience of describing the present invention and simplifying the description, rather than Nothing indicating or implying that a referenced device or elem...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a semiconductor structure and a forming method thereof. The method comprises the following steps: providing a substrate; forming a first monocrystal semiconductor layer on the substrate; etching the first monocrystal semiconductor layer to form a plurality of openings; etching the first monocrystal semiconductor layer from the plurality of openings to form a plurality of holes or slots, which extend to the top surface or the interior of the substrate; performing corrosion treatment of the substrate through the plurality of holes or slots to enable the top of the substrate to adopt a porous structure; and depositing a monocrystal semiconductor material to form a second monocrystal semiconductor layer on the first monocrystal semiconductor layer. By adopting the method, the dislocation density of a monocrystal semiconductor can be reduced, cracks caused by thermal mismatch are avoided, the growth quality of a thin film is improved, and cost reduction and substrate stripping in the later period are facilitated.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a semiconductor structure and a forming method thereof. Background technique [0002] In recent years, with the development of semiconductor technology, the integration of different kinds of heterogeneous materials on one substrate has attracted more and more attention. Different applications such as power semiconductor devices, optoelectronic devices, and high-speed logic devices often require different semiconductor materials, such as From the perspective of breakdown voltage, power semiconductor devices need SiC and GaN materials with large bandgap width. Optoelectronic devices need GaAs, GaN and other materials with direct bandgap semiconductors. High-speed logic devices need to use SiGe and other semiconductor materials. Realizing more complex functions on a chip requires high-quality heterogeneous semiconductor materials on the same substrate, and these ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/02H01L21/20H01L29/06
Inventor 郭磊李园
Owner 安徽长飞先进半导体有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products