Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Single-ended input and differential output parallel dual-frequency low noise amplifier and design method thereof

A low-noise amplifier, single-ended input technology, used in differential amplifiers, DC-coupled DC amplifiers, improved amplifiers to reduce noise effects, etc., can solve problems affecting integration and system cost, inconvenient switching, high loss, etc.

Active Publication Date: 2012-02-15
BEIHANG UNIV
View PDF4 Cites 23 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The first is to use two sets of independent narrowband amplifiers to match in different frequency bands respectively. Such a circuit design is simple and easy to implement, but it needs to establish multiple links, which will inevitably increase the size, power consumption and cost. It is also inconvenient to switch between frequency bands
[0005] The second is the broadband amplifier, which needs to achieve sufficient gain, low enough noise figure and good input impedance matching in the entire frequency band, thus greatly increasing the difficulty of design
However, the disadvantages of doing this are: First, the balun is difficult to integrate on-chip, and usually needs to introduce off-chip components, which will affect the integration level and system cost, and will bring 1-3dB loss, which will affect the sensitivity of the system; Low-loss high-performance baluns are usually narrow-band and cannot be used for dual-band reception. Broadband baluns suitable for dual-band reception not only have higher losses, but also introduce greater noise to the system

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Single-ended input and differential output parallel dual-frequency low noise amplifier and design method thereof
  • Single-ended input and differential output parallel dual-frequency low noise amplifier and design method thereof
  • Single-ended input and differential output parallel dual-frequency low noise amplifier and design method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] The present invention will be further described in detail below in conjunction with the accompanying drawings.

[0044] A parallel dual-frequency low noise amplifier with single-ended input and differential output of the present invention, such as figure 1 As shown, it includes the main amplifier circuit with single-ended input, source coupling inductor, input matching network, single-ended to differential output stage and output network.

[0045] The main amplifier circuit with single-ended input includes a first common-source transistor M 1 , the first common gate transistor M 2 , the third resistor R 3 , the fourth resistor R 4 , the third capacitor C 3 and in the first common source transistor M 1 The gate-source capacitance between the gate and source C ex . The first common source transistor M 1 The gate of the input matching network with the first inductance L 1 Connected, the source is grounded through the source coupling inductor Ls, and the drain is c...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a single-ended input and differential output parallel dual-frequency low noise amplifier (LNA) and a design method thereof. The LNA can be applied to a digital TV, wireless communication and a navigation receiver and mainly comprises an input matching network, a main amplification circuit, an output network and a single-ended to differential circuit. The main amplification circuit adopts a cascode structure and has favorable reverse isolation degree; the input matching network enables the LNA to realize impedance matching and noise matching simultaneously in input stage and dual frequency ranges, and thus the noise performance of the circuit is improved at the same time of ensuring the maximum power transmission; and the singled-ended to differential circuit ensures that the LNA can be directly cascaded with a front-end antenna and a rear-end mixer circuit and easy to integrate. The LNA disclosed by the invention not only has a simple design, but also ensures that the system power consumption and area are reduced due to parallel dual-frequency receiving.

Description

technical field [0001] The invention belongs to the field of deep submicron RF CMOS integrated circuits, and in particular relates to a parallel dual-frequency low-noise amplifier with single-end input and differential output and a design method thereof. Background technique [0002] The RF front-end amplifies, mixes, and converts the signal received by the antenna to complete the conversion from the RF signal to the baseband signal. The low-noise amplifier is generally at the forefront and plays an extremely important role in the sensitivity of the receiver. It needs to provide enough gain to amplify the signal and its own noise figure is small, thereby suppressing the contribution of the subsequent stage circuit to the overall noise, and ensuring that the signal in the channel has a sufficient signal-to-noise ratio; at the same time, its gain cannot be too large, In order to prevent the nonlinear distortion caused by the overload of the post-stage mixer; for the maximum p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03F1/26H03F3/45
Inventor 张晓林申晶
Owner BEIHANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products