Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

High-speed low-noise semiconductor device structure and method for forming same

A device structure and semiconductor technology, applied in the fields of semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of increasing device noise coefficient, wasting layout area, reducing circuit operating speed, etc. The effect of increasing speed and improving performance

Inactive Publication Date: 2011-08-10
TSINGHUA UNIV
View PDF5 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

On the other hand, the hole mobility of bulk silicon is only about half of the electron mobility. In order to obtain the same driving capability, the channel width of the PMOSFET device is about twice that of the NMOSFET, which not only wastes the layout area, but also outputs parasitic The increase of capacitance also reduces the working speed of the circuit, so how to significantly improve the hole mobility of PMOS devices is particularly prominent
[0003] Furthermore, since the minimum noise factor of MOSFET devices is proportional to the gate resistance and source region resistance, in order to obtain high-speed, low-noise MOSFET devices, it is first required to reduce the gate length while maintaining or reducing the source and drain region resistance , and the reduction of the gate length will inevitably lead to the increase of the gate resistance, which will increase the noise figure of the device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-speed low-noise semiconductor device structure and method for forming same
  • High-speed low-noise semiconductor device structure and method for forming same
  • High-speed low-noise semiconductor device structure and method for forming same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] Embodiments of the present invention are described in detail below, examples of which are shown in the drawings, wherein the same or similar reference numerals designate the same or similar elements or elements having the same or similar functions throughout. The embodiments described below by referring to the figures are exemplary only for explaining the present invention and should not be construed as limiting the present invention.

[0031] The following disclosure provides many different embodiments or examples for implementing different structures of the present invention. To simplify the disclosure of the present invention, components and arrangements of specific examples are described below. Of course, they are only examples and are not intended to limit the invention. Furthermore, the present invention may repeat reference numerals and / or letters in different instances. This repetition is for the purpose of simplicity and clarity and does not in itself indicat...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a high-speed low-noise semiconductor device structure and a method for forming the same. The structure comprises a substrate, a relaxation silicon germanium (SiGe) transition layer and a high-Ge component strain layer, wherein the relaxation SiGe transition layer is formed on the substrate; the high-Ge component strain layer is formed on the relaxation SiGe transition layer; the high-Ge component strain layer is provided with a groove, a strain silicon-carbon (Si-C) alloy cap layer, a T-type gate structure and source and drain electrodes; the strain Si-C alloy cap layer is formed on the high-Ge component strain layer; the T-type gate structure is formed on a part of the strain Si-C alloy cap layer and covers the groove; and the source and drain electrodes are formed on two sides of the T-type gate structure. In structures of a P-channel metal oxide semiconductor (PMOS) device and an N-channel metal oxide semiconductor (NMOS) device provided by the embodiment of the invention, a hole potential well can be generated in a high-Ge component strain SiGe layer or a high-Ge component strain Ge layer by arranging two low-Ge component strain SiGe layers or strain Si-C alloy layers above and below the high-Ge component strain SiGe layer or the high-Ge component strain Ge layer, so that hole mobility and electron mobility can be improved, and the performance of the device is improved greatly.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing and design, in particular to a high-speed and low-noise semiconductor device structure and a forming method thereof. Background technique [0002] For a long time, the feature size of Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) has been following the so-called Moore's law (Moore's law), and its working speed is getting faster and faster. However, for Si-based material itself As far as it is concerned, it is already close to the double limit of physics and technology. Therefore, various methods have been proposed in order to continuously improve the performance of MOSFET devices, and thus the development of MOSFET devices has entered a so-called post-Moore (More-Than-Moore) era. High-mobility channel engineering based on heterojunction structures, especially material systems such as Si-Ge and Si-C, is one of the effective technologies. The core idea of ​​this te...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/78H01L29/16H01L29/423H01L21/336H01L21/8238
Inventor 梁仁荣王敬许军
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products