Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Surface passivation method for Ge

A thin film and solution technology, applied in electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of degraded MOS device performance, high defect density, low dielectric constant, etc.

Inactive Publication Date: 2011-04-06
FUDAN UNIV
View PDF3 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, germanium does not have a very stable silicon dioxide film oxide layer like silicon, and the surface of Ge material is easily oxidized to form GeO with low dielectric constant, poor thermal stability and high defect density. x (x<2) layer, resulting in Fermi-level Pinning
Conventional chemical cleaning cannot completely remove the surface oxide of Ge, and in high dielectric constant (high k) dielectrics (such as HfO 2 ) in the deposition and subsequent thermal process, the germanium surface will still inevitably generate a low dielectric constant (low-k) interface layer and introduce a large number of defect levels, thereby affecting the electron mobility and reducing the performance of the MOS device, so We need to study germanium surface passivation technology

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Surface passivation method for Ge
  • Surface passivation method for Ge
  • Surface passivation method for Ge

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments. In the drawings, for the convenience of illustration, the thicknesses of layers and regions are enlarged or reduced, and the sizes shown do not represent actual sizes. Although these figures do not fully reflect the actual size of the device, they still completely reflect the mutual positions between the regions and the constituent structures, especially the upper-lower and adjacent relationships between the constituent structures.

[0017] First, configure CH with a concentration of 1mol / L 3 CSNH 2 solution, and then put the chemically cleaned Ge chip into the configured CH 3 CSNH 2 The Ge wafers were passivated at a temperature of 50 °C for 10 minutes in the solution.

[0018] A thin layer of GeO will adhere to the surface of the Ge sheet 101 after chemical cleaning. x (xfigure 1 shown. After passivation, the GeO attached to the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of semiconductor manufacturing, and particularly discloses a surface passivation method for Ge. By adopting a thioacetamide (CH3CSNH2) solution to passivate a Ge sheet, the natural oxide on the surface of the Ge sheet can be removed, and an even and compact GeSx passivation layer can be generated to prevent the reoxidation of the surface of the Ge sheet and eliminate the Fermi level pinning. A layer of high-quality Al2O3 film is deposited on the passivated Ge sheet by adopting an atom layer deposition method to prevent the reoxidation of the surface of the Ge sheet, and therefore, a good Al2O3 / Ge interface can be obtained.

Description

technical field [0001] The invention belongs to the technical field of semiconductor manufacturing, and in particular relates to a substrate surface passivation process before the preparation of a semiconductor device, in particular to a germanium surface passivation method before the preparation of a germanium-based semiconductor device. Background technique [0002] The development of integrated circuit chips basically follows Moore's Law (Moore Law), that is, the integration level of semiconductor chips doubles every 18 months. In recent years, with the continuous development of microelectronics technology, integrated circuit chips have become smaller and faster, and the improvement of the driving current of metal-oxide-semiconductor (MOS) devices has become more important. The drive current of a MOS device is related to the ratio of gate width to gate length and carrier mobility. Due to the short channel effect, it is difficult to increase the ratio of the gate width to...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/465
CPCH01L21/28255
Inventor 谭葛明王鹏飞孙清清张卫
Owner FUDAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products