Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Line level air gaps

a microelectronic and integrated circuit technology, applied in the direction of electrical equipment, semiconductor devices, semiconductor/solid-state device details, etc., can solve the problems of increased intra-level interaction, increased energy consumption, and increased ic risk at line level, and achieve the effect of robust mechanical stability and the biggest impact on rc delay

Inactive Publication Date: 2006-11-23
GLOBALFOUNDRIES INC
View PDF30 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0011] The present invention provides a process and structure which results in a mechanically stable IC in a way that avoids processing problems experienced in the art. This result is accomplished by having air dielectric at line levels where the metallization is dense and a low-K dielectric environment is most required, in combination with low-K gas-permeable solid or porous permanent dielectric material at via levels to provide mechanical stability. The present invention does not include removal of sacrificial material by oxygen ashing or oxygen plasma etch or a reactive ambient lest the copper wiring lines be adversely affected. The present invention is directly compatible with the dual damascene process for the fabrication of copper wiring lines which is currently the state of the art.
[0015] After heat treatment, a non-gas permeable etch stop is deposited on the via level and cured in order to protect the via and metallization levels from any contamination that might be generated in the sequential processing of additional layers. The process is repeated to fabricate additional via and line levels, as required. The IC of the present invention will provide Back End of Line (BEOL) interconnects with the lowest possible effective K in the line level where it has the biggest impact on RC delay, balanced with the most robust mechanical stability.

Problems solved by technology

A major problem with increased density is the increased intralevel interaction in capacitive voltage coupling and cross-talk between conductive lines, the largest component of which is between adjacent conductive lines in a given line level.
As a result of this increased interaction, the IC is at great risk for failure at line level, in the form of unacceptably slow signal propagation, i.e. Resistance-Capacitance (R-C) delay and increased energy consumption.
While these materials all have low K, the value is not as low as the ideal value of air and, as described in the Nag et al. patent, each may come with its own alternate limitations when left as the wiring level dielectric.
The presence of a liner on the wiring, however, risks raising the effective K. In U.S. Pat. No. 6,350,672 B1 to Sun there is no liner described.
Some wiring, however, such as copper, would be attacked by oxygen ash or oxygen plasma etch.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Line level air gaps
  • Line level air gaps
  • Line level air gaps

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021]FIG. 1A shows the initial fabrication steps on the top surface of a semiconductor substrate (not shown) of an IC structure of the present invention. The first layer of a solid permanent ultra-low-K dielectric material 1 has been deposited on the substrate for patterning of the first via level. Examples of suitable porous and substantially non-porous gas permeable materials used to function as the solid permanent low-K dielectric at via levels include: porous SiLK and SiLK, a polymer product of Dow Chemical Company, which is applied as a spin-coated oligomeric solution and cured at about 400° C.-450° C.; porous SiCOH and SiCOH, a glassy spin-on material such as JSR, a product of JSR Micro; and methyl silsesquioxane (MSSQ). A first gas impermeable etch stop layer 2 has been deposited on the layer of permanent dielectric material 1 by means known in the art, such as spin-on, chemical vapor deposition (CVD) and the like. Examples of suitable materials used to function as the etch ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

In a multilevel microelectronic integrated circuit, air comprises permanent line level dielectric and ultra low-K materials are via level dielectric. The air is supplied to line level subsequent to removal of sacrificial material by clean thermal decomposition and assisted diffusion of byproducts through porosities in the IC structure. Optionally, air is also included within porosities in the via level dielectric. By incorporating air to the extent produced in the invention, intralevel and interlevel dielectric values are minimized.

Description

RELATED APPLICATIONS [0001] This application is a divisional of U.S. application Ser. No. 10 / 731,377, filed Dec. 8, 2003.BACKGROUND OF THE INVENTION [0002] The present invention relates to high density multilevel microelectronic integrated circuit (IC) structures. In particular, the present invention relates to the reduction of dielectric constant between conductive lines in each line level by providing air dielectric. A porous permanent dielectric in via levels is provided in order to optimize further the performance of the structure in a functioning device. [0003] An aggressive drive continues toward increasing the density of features in the IC structure and toward decreasing the size of individual features. At present, feature dimensions can be fabricated to be as small as about 0.5 microns or less, and may be separated by less than 5000 Angstroms. As the drive continues, materials and processes by which the IC structure is composed must be reexamined in order to deal with proble...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L21/4763H01L21/768H01L23/522H01L23/532
CPCH01L21/7682H01L21/76829H01L23/5222H01L23/5329H01L2924/0002H01L23/53295H01L2924/00
Inventor CHEN, SHYNG-TSONGCHIRAS, STEFANIE RUTHCOLBURN, MATTHEW EARLDALTON, TOMOTHY JOSEPHHEDRICK, JEFFREY CURTISHUANG, ELBERT EMINKUMAR, KAUSHIK ARUNLANE, MICHAEL WAYNEMALONE, KELLYNARAYAN, CHANDRASEKHARNITTA, SATYANARAYANA VENKATAPURUSHOTHAMAN, SAMPATHROSENBERG, ROBERTTYBERG, CHRISTY SENSENICHYU, ROY RONGQING
Owner GLOBALFOUNDRIES INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products