Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Non-volatile memory and method with non-sequential update block management

a non-volatile, block management technology, applied in the direction of memory adressing/allocation/relocation, instruments, fault response, etc., can solve the problems of limited range of logical units and scattering of memory units that the updates are obsolete, and achieve good ecc and extra reliability

Inactive Publication Date: 2005-06-30
SANDISK TECH LLC
View PDF53 Cites 322 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0022] The efficient use of system resource allows multiple logical groups to be updated concurrently. This further increases efficiency and reduces overheads. Alignment for Memory Distributed Over Multiple Memory Planes
[0032] In one embodiment, after two copies of a given data have been programmed in an earlier programming pass, a subsequent programming pass avoids programming the memory cells storing at least one of the two copies. In this way, at least one of the two copies will be unaffected in the event the subsequent programming pass aborts before completion and corrupts the data of the earlier pass.

Problems solved by technology

Thus, when a logical group is being updated, the distribution of logical units (and also the scatter of memory units that the updates obsolete) are limited in range.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Non-volatile memory and method with non-sequential update block management
  • Non-volatile memory and method with non-sequential update block management
  • Non-volatile memory and method with non-sequential update block management

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0117]FIG. 1 illustrates schematically the main hardware components of a memory system suitable for implementing the present invention. The memory system 20 typically operates with a host 10 through a host interface. The memory system is typically in the form of a memory card or an embedded memory system. The memory system 20 includes a memory 200 whose operations are controlled by a controller 100. The memory 200 comprises of one or more array of non-volatile memory cells distributed over one or more integrated circuit chip. The controller 100 includes an interface 110, a processor 120, an optional coprocessor 121, ROM 122 (read-only-memory), RAM 130 (random access memory) and optionally programmable nonvolatile memory 124. The interface 110 has one component interfacing the controller to a host and another component interfacing to the memory 200. Firmware stored in nonvolatile ROM 122 and / or the optional nonvolatile memory 124 provides codes for the processor 120 to implement the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

In a nonvolatile memory with block management system that supports update blocks with non-sequential logical units, an index of the logical units in a non-sequential update block is buffered in RAM and stored periodically into the non-volatile memory. In one embodiment, the index is stored in a block dedicated for storing indices. In another embodiment, the index is stored in the update block itself. In yet another embodiment, the index is stored in the header of each logical unit. In another aspect, the logical units written after the last index update but before the next have their indexing information stored in the header of each logical unit. In this way, after a power outage, the location of recently written logical units can be determined without having to perform a scanning during initialization. In yet another aspect, a block is managed as partially sequential and partially non-sequential, directed to more than one logical subgroup.

Description

CROSS REFERENCE TO RELATED APPLICATIONS [0001] This application is a continuation-in-part of U.S. patent application Ser. No. 10 / 750,155, filed on Dec. 30, 2003.FIELD OF THE INVENTION [0002] This invention relates generally to non-volatile semiconductor memory and specifically to those having a memory block management system with efficient handling of update data in a block. BACKGROUND OF THE INVENTION [0003] Solid-state memory capable of nonvolatile storage of charge, particularly in the form of EEPROM and flash EEPROM packaged as a small form factor card, has recently become the storage of choice in a variety of mobile and handheld devices, notably information appliances and consumer electronics products. Unlike RAM (random access memory) that is also solid-state memory, flash memory is non-volatile, and retaining its stored data even after power is turned off. Also, unlike ROM (read only memory), flash memory is rewritable similar to a disk storage device. In spite of the higher ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/20G06F12/02G11C7/00G11C11/56G11C16/10G11C16/34G11C29/00
CPCG06F11/1072G11C2211/5641G06F11/1415G06F11/1658G06F11/1666G06F12/0246G06F2212/7202G06F2212/7203G06F2212/7205G06F2212/7208G11C11/5621G11C11/5628G11C16/102G11C16/105G11C16/20G11C29/00G11C29/76G06F11/141G11C16/16G11C16/10
Inventor SINCLAIR, ALAN WELSHGOROBETS, SERGEY ANATOLIEVICHBENNETT, ALAN DAVIDSMITH, PETER JOHN
Owner SANDISK TECH LLC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products