Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Preparation method of gate insulation layer of polysilicon thin-film transistor by laser-annealing

A technology of polysilicon thin film and gate insulating layer, which is applied in the field of preparation of the gate insulating layer of polysilicon thin film transistors by laser annealing, can solve the problems of increasing the manufacturing process and the interface state density is not ideal, and achieve the effect of reducing the manufacturing process and reducing the interface state density

Inactive Publication Date: 2006-04-05
长春北方液晶工程研究开发中心有限公司
View PDF0 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The above two preparation methods are the P-Si thin film and SiO 2 The preparation of the thin film is divided into two processes, which increases the manufacturing process, and although various means are taken to reduce and SiO 2 The interface state density between, but after all P-Si and SiO 2 prepared by discontinuous two methods, the interface state density is still not ideal

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0009] What laser adopts in the present invention is X e Cl 2 The excimer laser has a laser wavelength of 308nm, an energy density of 350mJ, and a frequency of 3Hz. Through the homogenization system, it is transformed into a spot size of 50mm×1mm to scan the surface of the amorphous silicon (a-Si) film. Scanning adopts beam movement or sample movement to scan the sample from one edge to another opposite edge, the speed of beam or sample movement is 0.45mm / s~0.55mm / s, and the flow rate of oxygen is 60 cubic centimeters / minute . The low-temperature polysilicon film (LT P-Si) precursor is an amorphous silicon (a-Si) film grown by low-pressure chemical vapor deposition (LPCVD) or plasma-enhanced chemical vapor deposition (PECVD), with a thickness of 150nm.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a manufacturing method of the gate insulation layer of laser annealing polycrystalline silicon film transistor, belonging to the semi-conductor material. The invention first arranges the non-crystalline silicon (a-Si) film with the growth thickness is 150 nm into the vacuum chamber for the dehydrogenation process; the sample after dehydrogenation process is arranged into the sample chamber; under the condition of oxygen, utilizing the quasi-molecular laser to generate the laser with energy density of 350 mJ and the frequency of 3 Hz via the light-uniform system to be transformed into the facula of 50mmí‡1mm for scanning the surface of non-crystalline silicon (a-Si) film to form a SiO2 layer in the thickness of 100 mm on said surfaceú¼ and scanning the surface of sample with the energy density of 350 mJ and under the vacuum degree is over 1 Pa to melt 50 mm a-Si film to be recrystallized into P-Si film. Said growth method via the laser annealing continuously transforms the a-Si film into the SiO2 and P-Si film on one a-Si film which can keep lower interface state density between the SiO2 and the P-Si layers.

Description

technical field [0001] The invention belongs to the technical field of semiconductor materials, and relates to a method for manufacturing a low-temperature polysilicon thin film transistor (LT-P-Si TFT), in particular to a method for preparing a gate insulating layer of a laser annealed polysilicon thin film transistor. Background technique [0002] Low-temperature polysilicon thin-film transistor (LT P-Si TFT) is mainly used for active driving of liquid crystal display (LCD) and organic light-emitting diode (OLED). It can not only drive display pixels, but also be used as a built-in peripheral drive circuit . The preparation of the gate insulating layer is a key manufacturing process of the thin film transistor (LTP-Si TFT), which not only requires the gate insulating layer to have good insulating properties but also requires a lower interface state between the gate insulating layer and the P-Si layer. density. [0003] The only industrial technology for low-temperature p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/283H01L21/441H01L21/336
Inventor 骆文生付国柱荆海邵喜斌廖燕平齐晓微
Owner 长春北方液晶工程研究开发中心有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products