Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-gate dram with deep-trench capacitor and fabrication thereof

A dynamic random access, capacitor technology, applied in static memory, digital memory information, information storage and other directions, can solve the problem of electronic characteristics depending on size and other issues

Inactive Publication Date: 2005-11-30
PROMOS TECH INC
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although the feature size does not limit the channel length of this transistor, some electrical properties of the transistor still depend on the size of the memory cell
In addition, off-current and hold-up time issues are still prevalent in DRAM operation

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-gate dram with deep-trench capacitor and fabrication thereof
  • Multi-gate dram with deep-trench capacitor and fabrication thereof
  • Multi-gate dram with deep-trench capacitor and fabrication thereof

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0166] See image 3, according to the first embodiment, the DRAM cell includes a deep trench capacitor 340, a transistor such as a semiconductor columnar structure 300, a multi-gate structure 310, a gate dielectric layer 318, a first source / drain electrode region 320 and a second source / drain region 330 . The semiconductor pillar structure 300 is disposed beside the deep trench capacitor 340 and does not overlap with the deep trench capacitor 340 . The columnar structure 300 is, for example, a single crystal silicon columnar structure, which may be provided by a single crystal silicon substrate; or, the columnar structure 300 may also be made of other semiconductor materials.

[0167] The multi-gate structure 310 is, for example, a triple-gate structure, including a first gate 312, a second gate 314, and a third gate 316, respectively located on three sidewalls of the columnar structure 300, wherein the first sidewall faces the deep trench For the tank capacitor 340, the oth...

no. 2 example

[0170] see Figure 4 , the DRAM cell includes a deep trench capacitor 440, a transistor such as a semiconductor pillar structure 400, a multi-gate structure 410, a gate dielectric layer 418, a first source / drain region 420 and a second Source / drain regions 430 . The semiconductor columnar structure 400 is disposed beside the deep trench capacitor 440 and does not overlap with the deep trench capacitor 440 .

[0171] The multi-gate structure 410 is, for example, a triple-gate structure, which is composed of a first gate 412, a second gate 414, and a third gate 416, which are respectively arranged on three sidewalls of the columnar structure 400, and the first sidewall faces deep trench capacitor 440, while the other two sidewalls are located next to the first sidewall. The multi-gate structure 410 is only formed on three sidewalls not covering the top portion of the pillar structure 400 , and the multi-gate structure 410 may be a part of the word line 450 . The top surface o...

no. 3 example

[0174] See Figure 5 , a dynamic random access memory cell comprising a deep trench capacitor 540, a vertical transistor such as a semiconductor pillar structure 500, a multi-gate structure 510, a gate dielectric layer 518, a first source / drain region 520 and a second Two source / drain regions 530 . The semiconductor pillar structure 500 is disposed beside the deep trench capacitor 540 and does not overlap with the deep trench capacitor 540 . The multi-gate structure 510 is, for example, a gate surrounding the sidewall of the columnar structure 500, and the columnar structure 500 may have a sufficiently small width, preferably smaller than the feature size, such as between 200 angstroms and 600 angstroms. When applied to a dynamic random access memory device, the phenomenon of complete depletion can be generated in the channel area, so the performance of the device can be significantly improved. The multi-gate structure 510 is, for example, a part of the word line 550. The to...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A multi-gate DRAM cell is described, including a multi-gate transistor and a deep trench capacitor. The transistor includes a semiconductor pillar, a multi-gate, a gate dielectric layer, a first and a second source / drain regions. The pillar is beside the deep trench capacitor not overlapping with the latter. The multi-gate is at least on three sidewalls of the pillar separated by the gate dielectric layer, and can be a treble gate or a surrounding gate. The first source / drain region is in the top portion of the pillar, and the second source / drain region in the pillar coupling with the deep trench capacitor.

Description

technical field [0001] The invention relates to a semiconductor device and a manufacturing method thereof, in particular to a multi-gate dynamic random access memory cell (Dynamic Random Access Memory Cell) with deep trench capacitors, a multi-gate dynamic random access memory cell A cell-based dynamic random access memory array, and a method of manufacturing the same. Background technique [0002] In the recent semiconductor industry, it is common to manufacture DRAM devices with deep trench (DT) capacitors, which can store larger capacitance and exhibit higher performance. Please refer to figure 1 , which shows a schematic cross-sectional view of a conventional dynamic random access memory cell, the conventional dynamic random access memory cell includes a substrate 100 and a lateral transistor 120, the substrate 100 has a deep trench 102, and the capacitor 110 is located in the deep In the groove 102. Wherein, the capacitor 110 includes an outer plate 104 , a dielectri...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/20H01L21/8242H01L27/108H01L29/76H01L29/94H01L31/119
CPCH01L27/10841H01L27/10864H01L27/10876H01L27/10885H01L27/10867H01L27/10891H10B12/395H10B12/0383H10B12/0385H10B12/053H10B12/488H10B12/482
Inventor 汤铭
Owner PROMOS TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com