Preparation method of surface-enhanced Raman substrate with semiconductor oxide nanoparticle modified noble metal nanocone array structure
A surface-enhanced Raman and array structure technology, which is applied in Raman scattering, metal material coating technology, and final product manufacturing, can solve the problems of difficult preparation, difficult cost control, and poor uniformity and regularity of the morphology and structure. Simplified process steps, low cost, uniform and controllable morphology
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
preparation example Construction
[0021] -The present invention provides a preparation method of a surface-enhanced Raman substrate with a semiconductor oxide nanoparticle modified noble metal nanocone array structure, comprising:
[0022] The first step is to prepare the substrate of the nanocone array structure;
[0023] The second step is to deposit a nanometer-thick noble metal film on the surface of the nanocone array structure;
[0024] The third step is to prepare semiconductor oxide nanoparticles, which are monodispersed and supported on the surface of the nanocone array structure 。 -
[0025] The first step is further specifically to use a low temperature inductively coupled plasma enhanced reactive ion etching technology (ICP-RIE) to perform maskless etching on the silicon wafer to obtain a large-area high-density nanocone array structure substrate.
[0026] In the first step, the reactive gas used in etching is SF 6 and O 2 , the reaction pressure is 0.5~10Pa, the reaction power is 20~80W, and t...
Embodiment 1
[0033] (1) Select 4-inch silicon wafer and configure concentrated H 2 SO 4 :H 2 O 2 Mix the cleaning solution, immerse the silicon wafer in it, cook at 120°C for 2 hours, remove the oil stains and other contaminants on the surface of the silicon wafer, rinse with ultrapure water, N 2 Blow dry spare;
[0034] (2) Use ICP-RIE technology to perform maskless etching on the surface of the cleaned silicon wafer, and use SF as the reaction gas 6 and O 2 , the reactive gas SF 6 The flow is 60sccm, O 2 The flow rate was 10sccm, the reaction pressure was 1Pa, the reaction power was 30W, and the etching time was 60s.
[0035] (3) A 50nm thick gold film was plated on the above nano-silicon cone array structure by magnetron sputtering technology, the pressure was 2Pa, the DC power was 20W, the Ar flow was 50sccm, and the time was 30s.
[0036] (4) Synthesis of ZnO nanoparticles by pulling and dipping method, firstly, 4.390 g and 3.7512 g of zinc acetate dihydrate and 3.7512 g of al...
Embodiment 2
[0039] The preparation method of the ZnO nanoparticle-modified noble metal nanocone array structure SERS substrate in the second embodiment is the same as that in the first embodiment, the difference is: in the first embodiment (2), the cleaned silicon wafer surface is subjected to ICP-RIE technology. Maskless etching, reactive gas using SF 6 and O 2 , the reactive gas SF 6 The flow is 30sccm, O 2 The flow rate was 10sccm, the reaction pressure was 1Pa, the reaction power was 50W, and the etching time was 60s to obtain large-area nano-silicon cone array structures with different densities.
PUM
Property | Measurement | Unit |
---|---|---|
Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com