Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A packaging structure for power management chips

A power management chip and chip packaging technology, which is applied in the direction of circuits, electrical components, electric solid devices, etc., can solve problems such as poor heat dissipation, package damage, maintenance and disassembly troubles, and achieve the effect of maintaining stability

Active Publication Date: 2022-05-20
HENAN XINRUI ELECTRONICS TECH
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] With the advancement of science and technology, smart electronic products have gradually entered people's lives, especially in power management, which can improve people's comfort in life. Chips used in power management are the decisive factor in determining performance. Chips are produced after completion Finally, the chip needs to be packaged and installed on the circuit board. The current chip is packaged with plastic material, which is easy to collide with other devices during use, causing damage to the package. In addition, when the packaged chip is installed on the circuit board, the chip and The connection of the circuit board often accumulates dust. If it is not cleaned in time, the dust will cause poor contact between the chip and the circuit board, and at the same time cause trouble for maintenance and disassembly; the current chip package has a very poor heat dissipation effect during use, although some circuit boards A cooling fan will be installed on the board, but the cooling fan occupies a large area on the circuit board

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A packaging structure for power management chips
  • A packaging structure for power management chips
  • A packaging structure for power management chips

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] In order to make the purpose, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the accompanying drawings in the embodiments of the present invention. The detailed description of the embodiments of the present invention provided in the present invention is not intended to limit the scope of the claimed invention, but only represents selected embodiments of the present invention, based on the embodiments of the present invention, those of ordinary skill in the art without All other embodiments obtained under the premise of creative work belong to the protection scope of the present invention.

[0028] In the description of the present invention, it should be noted that the orientation or positional relationship indicated by the terms "center", "upper", "lower", "vertical", "horizontal", "inner" and "ou...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention relates to the technical field of chip packaging, in particular to a packaging structure for power management chips, including a circuit board, on which a chip packaging body is mounted, and a protection component for protecting the chip packaging body is mounted on the circuit board, The protection component is provided with a dust removal component for cleaning the dust at the connection between the chip package body and the circuit board, and the protection component is provided with a heat dissipation component for dissipating heat from the chip package body. The purpose of the present invention is to provide a power management chip oriented The package structure can protect the chip package body and avoid damage to the chip package body due to collision and extrusion with other devices. At the same time, it can clean the dust at the connection between the chip package body and the circuit board to avoid dust from affecting the chip package body. In addition, it can Heat dissipation is performed on the chip package body to avoid the impact of excessive temperature on the chip package body.

Description

technical field [0001] The invention relates to the technical field of chip packaging, in particular to a packaging structure for power management chips. Background technique [0002] With the advancement of science and technology, smart electronic products have gradually entered people's lives, especially in power management, which can improve people's comfort in life. Chips used in power management are the decisive factor in determining performance. Chips are produced after completion Finally, the chip needs to be packaged and installed on the circuit board. The current chip is packaged with plastic material, which is easy to collide with other devices during use, causing damage to the package. In addition, when the packaged chip is installed on the circuit board, the chip and The connection of the circuit board often accumulates dust. If it is not cleaned in time, the dust will cause poor contact between the chip and the circuit board, and at the same time cause trouble f...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L23/02H01L23/16H01L23/467B08B5/02B08B1/04
CPCH01L23/02H01L23/16H01L23/467B08B5/02B08B1/04
Inventor 郭光超
Owner HENAN XINRUI ELECTRONICS TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products