Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Algorithm verification method and device based on SOC platform

An algorithm verification and platform technology, which is applied in computing, instruments, electrical digital data processing, etc., can solve the problems of high error rate and low efficiency, and achieve the effect of improving efficiency and accuracy

Active Publication Date: 2021-08-24
BEIJING JINGWEI HIRAIN TECH CO INC
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this manual development method is not only inefficient, but also has a high error rate

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Algorithm verification method and device based on SOC platform
  • Algorithm verification method and device based on SOC platform
  • Algorithm verification method and device based on SOC platform

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0068] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some of the embodiments of the present invention, not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0069] refer to figure 1 , which shows a schematic flowchart of a SOC-based algorithm verification method provided by an embodiment of the present invention. In this embodiment, the method includes:

[0070] S101: Responding to an instruction to add an algorithm module to the ARM model, receive an algorithm module added to the ARM model;

[0071] S102: Receive an algorithm model added to the FPGA model in response to an instruction to add an alg...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an algorithm verification method and device based on an SOC platform, and the method comprises the steps: dividing an algorithm model into an ARM model and an FPGA model, adding a corresponding drive module, automatically enabling the ARM model added with a first drive module and the FPGA model added with a second drive module to generate corresponding types of codes, obtaining a first code suitable for the ARM chip and a second code suitable for the FPGA chip; calling a corresponding compiling tool through a control command of an operating system to compile the first code and the second code respectively, and generating an ARM mirror image file and an FPGA mirror image file; and sending the ARM mirror image file and the FPGA mirror image file to the SOC platform based on the downloading instruction. Therefore, the purpose of automatically compiling the algorithm model into different types of codes is achieved, and the purpose of automatically deploying the algorithm model on the SOC platform is also achieved, so that the algorithm can be verified on the SOC platform.

Description

technical field [0001] The invention relates to the field of software development, in particular to an algorithm verification method and device. Background technique [0002] For the current field of algorithm development, the more commonly used solution is to use heterogeneous chips for image processing and artificial intelligence algorithm development. Among them, SOC (English name: System-on-a-Chip, Chinese name: System-on-a-Chip) The platform is a commonly used heterogeneous chip, and the SOC has the general transaction processing capability of ARM (English name: Advanced RISC Machine, Chinese name: Advanced Reduced Instruction Set Machine) and FPGA (English name, Field Programmable GateArray, Chinese name: Programmable Logic devices) high-throughput parallel processing capabilities. [0003] In the process of algorithm development, in order to verify the correctness of the algorithm, the algorithm needs to be loaded onto the SOC platform for verification, but the ARM c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/36
CPCG06F11/3608G06F11/3664Y02D10/00
Inventor 罗晓晖郭港付永星成一诺
Owner BEIJING JINGWEI HIRAIN TECH CO INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com