Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Self-calibrated 12 bit SAR ADC structure and self-calibration method thereof

A self-calibration, capacitor array technology, used in analog/digital conversion calibration/testing, electrical components, code conversion, etc., can solve the problems of analog-to-digital conversion offset and low conversion accuracy

Inactive Publication Date: 2019-01-04
CHINA KEY SYST & INTEGRATED CIRCUIT
View PDF11 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The purpose of the present invention is to provide a self-calibrating 12bit SAR ADC structure and a self-calibrating method to solve the problem of low conversion accuracy due to offsets generated in the existing analog-to-digital conversion process

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Self-calibrated 12 bit SAR ADC structure and self-calibration method thereof
  • Self-calibrated 12 bit SAR ADC structure and self-calibration method thereof
  • Self-calibrated 12 bit SAR ADC structure and self-calibration method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0029] The present invention provides a self-calibrating 12bit SAR ADC structure, the structure is as follows figure 2 shown. It adopts RC hybrid structure, the high 8 bits are composed of binary weighted capacitors, and the low 4 bits are composed of resistor strings. The self-calibrating 12bit SAR ADC structure includes a self-calibrating capacitor array, a selection switch S[6:0], a comparator CMP, a voltage dividing resistor string, a register SAR Registor and two logic control modules DAC Control, and also includes ADC conversion Capacitor array, selection switch D[11:0]; among them, selection switch S[6:0] refers to selection switch S[6], S[5]..., S[1], S[0], selection Switches D[11:0] refer to selection switches D[0], D[1], D[2], . . . , D[11]. The voltage dividing resistor string is 16 equivalent resistors R connected in series, and the two ends of which are respectively connected to the input voltage V REF and V SS , 16 different kinds of The partial pressure co...

Embodiment 2

[0034] The present invention provides a self-calibration method of a 12bit SAR ADC structure, the flow chart is as follows image 3 shown. The self-calibration method of described 12bit SAR ADC structure comprises the steps:

[0035] Step S31, the upper plate of the ADC conversion capacitor array is connected to V SS , self-calibration capacitor array 248C capacitor upper plate connected to V SS , the upper plate of the 4C capacitor is connected to V REF , and the upper plates of the remaining capacitors are all connected to V SS ; The lower plates of all capacitors are connected to the common mode level V COM , charge the ADC conversion capacitor array and the self-calibration capacitor array;

[0036] Step S32, after charging is completed, connect the lower plate of the ADC conversion capacitor array to the positive terminal of the comparator, and keep the upper plate unchanged; connect the lower plate of the self-calibration capacitor array to the negative terminal of ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a self-calibrated 12 bit SAR ADC structure and a self-calibration method thereof, and belongs to the technical field of analog to digital conversion. The structure includes a self-calibrating capacitor array, a selective switch S [6 : 0], a comparator, a voltage divider resistor string, a register and two logic control modules. A lower pole plate of the self-calibrating capacitor array is connected to the negative end of the comparator or common mode level V<COM>, and an upper pole plate is connected to input voltage V<REF> or V<SS> through a selective switch S [6 : 4];a lowest capacitor upper pole plate is connected to the voltage divider resistor string by selecting a voltage dividing coefficient through a selective switch S [3 : 0]; the output end of the comparator is connected to the register; and the register is connected to the two logic control modules. The self-calibration method of the 12 bit SAR ADC structure is also provided, so that the imbalance ofthe comparator can be precisely eliminated, the imbalance can be presented in the form of calibration codes, the internal imbalance voltage of the comparator can be calculated according to the calibration codes, and whether the magnitude of the imbalance can be accepted and the imbalance is completely eliminated can be judged.

Description

technical field [0001] The invention relates to the technical field of analog-to-digital conversion, in particular to a self-calibrating 12-bit SAR ADC structure and a self-calibrating method. Background technique [0002] In recent years, with the wide application of digital signal processing technology in electronic systems, higher requirements have been put forward for the speed and accuracy of ADC based on CMOS technology, and its performance and implementation directly affect the physical signal processing of the entire circuit system. Range and production cost, so an ADC with low power consumption, high speed, high precision and small area is particularly important. [0003] With the development of semiconductor technology, the more common ADCs on the market are as follows: double integral type, flash type, pipeline type, successive approximation type (SAR), and ∑-△ type, etc., which can respectively achieve accuracy and speed. extreme needs. The successive approxima...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03M1/10
CPCH03M1/1009
Inventor 庄志伟史兴强许卫明朱晓宇
Owner CHINA KEY SYST & INTEGRATED CIRCUIT
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products