Fault injection design and verification method of memory with EDAC error tolerance

Abstract

The invention discloses a fault injection design and verification method of a memory with EDAC error tolerance. Reading and writing access of a data / instruction domain and a check domain is controlleddifferently according to working modes, in the test mode, during reading operation of the data / instruction domain, a control signal of the reading operation of the data / instruction domain is only effective, and test reading access of the data / instruction domain is realized; during reading operation of the check domain, a control signal of the reading operation of the check domain is only effective, and test reading access of the check domain is realized; during fault injection of the data / instruction domain, a control signal of the writing operation of the data / instruction domain is only effective; during fault injection of the check domain, a control signal of writing operation of the check domain is only effective, and any fault injection of the data / instruction domain and the check domain is realized. Independent reading and writing access of the data / instruction domain and the check domain is realzied, and testability of the memory after error tolerance design is guaranteed.

Description

technical field [0001] The invention belongs to the technical field of integrated circuit design, and in particular relates to a memory fault injection design and verification method with EDAC fault tolerance. Background technique [0002] The SEU (Single-Event-Upset) effect in the space environment can easily affect digital integrated circuit components, especially memory devices, resulting in program execution errors and system failure. The memory can be located on the SoC (System onChip) chip, or it can be located outside the SoC as its external storage space, but the memory controller is generally located in the SoC. For the practical application of the space environment, in order to improve the radiation resistance of the SoC main memory system, the on-chip memory and the off-chip memory need to adopt a fault-tolerant reinforcement design. Since the main memory system is not reproducible, EDAC coding is usually used, making most of the errors The purpose of correct rep...

AI Technical Summary

Problems solved by technology

In particular, how to realize the fault-injection design and verification of fault-tolerant memory, after searching relevant patents and literature, no method to solve this problem has been found

Images