UDP/IP hardware protocol stack based on fpga and its realization method

A protocol and hardware technology, applied in the field of user datagram protocol/network interconnection protocol UDP/IP hardware protocol stack and implementation, can solve the problems of time-consuming data storage operation, different data volume, waste of hardware resources, etc., to save The effect of hardware resources

Active Publication Date: 2020-06-30
XIDIAN UNIV
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The disadvantage of this hardware protocol stack is that because each module needs to process its corresponding protocol, the amount of data processed by different modules in the same time is not the same, resulting in the waste of some hardware resources
The disadvantage of this method is that since the data storage in the UDP receiving module is a sequential operation, the data storage operation cannot be performed concurrently, resulting in more time-consuming data storage operations, and the overall efficiency of data processing is not high
The disadvantage of the hardware protocol stack of the invention is that the hardware protocol stack is only applicable to IPv6 networks, the hardware implementation complexity is high, the resource consumption is large, and it is difficult to apply to other network switching environments, which makes it difficult to build a hardware platform
The disadvantage of this method is that after the external interface module receives the sending request, it directly sends the data to the UDP sending data register module, but the external interface module does not check the source of the data request, so that the data transmission process may introduce data from other modules , leading to a reduction in the accuracy of data transmission

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • UDP/IP hardware protocol stack based on fpga and its realization method
  • UDP/IP hardware protocol stack based on fpga and its realization method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0037] The present invention will be further described in detail below with reference to the accompanying drawings.

[0038] refer to figure 1 , the device of the present invention includes a capture module 1, a frame removal module 2, a UDP verification module 3, an execution module 4, a data cache module 5, an IP header generation module 6, a UDP header generation module 7, a framing module 8 and an insertion module 9 ;in,

[0039] The transmission of information between the capturing module 1 and the inserting module 9 and between the capturing module 1 and the inserting module 9 is realized through the data FIFO and the corresponding control FIFO.

[0040] The deframing module 2 extracts the control information in the control FIFO received by the capture module 1, extracts the Ethernet frame stored in the data FIFO according to the control information, and sends the extracted Ethernet frame information to the corresponding module. Deframing module 2 extracts the frame in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an FPGA-based UDP / IP hardware protocol stack and an implementation method. The FPGA-based UDP / IP hardware protocol stack comprises a capture module, a frame splitting module,a UDP verification module, an execution module, a data cache module, an IP header generation module, a UDP header generation module, a framing module and an insertion module. Meanwhile, according to the overall design scheme of the system, a strategy of implementing a communication control protocol by using a hardware FPGA mode is developed, and the communication control protocol realizes remote configuration and management of a switch through a UDP message and an Ethernet frame. In order to ensure the exchange capacity and the data forwarding rate, the FPGA-based UDP / IP hardware protocol stack provided by the invention is implemented by using an FPGA, but the FPGA is not suitable for running complex routing protocols, in order to realize three-layer search and remote configuration and management and to ensure the validity and the reliability of the remote configuration and management, a dedicated communication control protocol needs to be designed to improve the data sending rate, sothat the entire system is optimized, and a lot of storage resources are saved.

Description

technical field [0001] The invention belongs to the technical field of communication, and further relates to a field programmable gate array FPGA (Filed Programmable Gate Array)-based User Datagram Protocol / Internet Protocol UDP / IP (User Datagram Protocol / Internet Protocol) in the technical field of network communication. ) hardware protocol stack and its implementation method. The invention can be used in the high-speed and large-capacity Ethernet switching network to realize the analysis of the UDP / IP protocol by constructing an FPGA-based UDP / IP hardware protocol stack. Background technique [0002] In the high-speed data forwarding network, the traditional technology uses the UDP / IP protocol stack of the embedded system to improve the network switching capacity and data forwarding rate, but this technology will increase the resource consumption of Internet hosts, resulting in higher deployment costs, which is not conducive to its exchange Large-scale applications in the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H04L12/747H04L29/06
CPCH04L45/742H04L63/12H04L69/16H04L69/164H04L69/22
Inventor 潘伟涛杨坤龙邱智亮刘欢张森王方圆
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products