A Synchronous Hybrid Delay Type DPWM Module Based on FPGA

Abstract

The invention discloses a synchronous hybrid delay type DPWM structure based on FPGA, and its submodules include: a rising edge trigger circuit based on a counter, a synchronous clock generation module based on a PLL (phase-locked loop), and a falling edge trigger circuit based on The pulse width modulation wave output module of the register, and the duty cycle synchronous decoding module. The invention can improve the time resolution of the pulse width modulator and the linearity and stability of the duty cycle, thereby reducing the ripple and stabilization time of the DC-DC converter, suppressing and weakening the overshoot and ringing that occur in the modulation process, At the same time, the mixed structure of the counter and the delay chain of the present invention can avoid the disadvantages of frequency limitation and excessive resource occupation of a single structure, expand the working frequency range of DPWM, and reduce the resources occupied by the circuit.

Description

technical field [0001] The invention relates to the field of power management chips, in particular to a DPWM module used in power management control circuits. Background technique [0002] Digital pulse width modulators (DPWM) have been developed for a long time. Traditional digital pulse width modulators are limited by sampling delay and resolution. At the same time, traditional digital pulse width modulators use a single counter delay or A single delay chain delay is implemented. These single structures are limited by the operating frequency of the counter and the high circuit resource occupancy of the delay chain, and it is difficult to achieve high precision within limited design indicators. Therefore, optimizing the structure of DPWM, reducing the circuit resources used in the design, increasing the operating frequency, improving the linearity, resolution and stability of DPWM are major challenges for current digital pulse width modulators. Contents of the invention ...

AI Technical Summary

Problems solved by technology

[0002] Digital pulse width modulators (DPWM) have been developed for a long time. Traditional digital pulse width modulators are limited by sampling delay and resolution. At the same time, traditional digital pulse width modulators use a single counter delay or A single delay chain delay is implemented. These single structures are limited by the operating frequency of the counter and the high circuit resource occupancy rate of the delay chain, and it is difficult to achieve high precision within limited design indicators.

Images