memory system and processor system
A memory system and memory technology, applied in memory systems, electrical digital data processing, input/output process of data processing, etc. The effect of spatial locality optimization
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 Embodiment approach
[0031] figure 1 It is a block diagram showing a schematic configuration of the processor system 2 including the memory system 1 according to the first embodiment. figure 1 The processor system 2 includes a processor 3 and a main memory 4 . The main memory 4 constitutes at least a part of the memory system 1 .
[0032] Inside the processor 3, a first memory controller 5 is provided. In addition, inside the processor 3, a plurality of processor cores, cache memory, etc. are provided, but in figure 1 omitted. The first memory controller 5 controls the second memory controller 6 in the main memory 4 . More specifically, the first memory controller 5 controls the second memory controller 6 in accordance with an access request to the main memory 4 .
[0033] The main memory 4 includes a first memory 7 and a memory module 8 in addition to the above-mentioned second memory controller 6 . The first memory 7 is, for example, a nonvolatile memory such as MRAM (Magnetoresistive Rand...
no. 2 Embodiment approach
[0082] Figure 11 It is a block diagram showing a schematic configuration of a processor system 2 including a memory system 1 according to the second embodiment. Figure 11 The processor system 2 includes a processor core 31 and a memory system 1 . The memory system 1 has a primary cache memory (hereinafter L1 cache) 32, a secondary cache memory (hereinafter L2 cache) 33, a tertiary cache memory (hereinafter L3 cache) 34, and a fourth cache memory (hereinafter L4 cache) 35 and memory access controller 24. right Figure 11 Although the main memory 4 is connected to the memory system 1, the main memory 4 may be provided inside the memory system 1.
[0083] The L1 cache 32 is connected to the processor core 31 and the L2 cache 33 . The L2 cache 33 is connected to the L1 cache 32 and the L3 cache 34 . The L3 cache 34 is connected to the L2 cache 33 and the L4 cache 35 . The memory access controller 24 is connected to the L4 cache 35 .
[0084] The data stored in the main me...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com