A process method for increasing ild filling window with adjustable control grid

A process method and control gate technology, applied in semiconductor devices, electrical components, circuits, etc., can solve the problems of increasing the aspect ratio of the unit storage area, difficulty in completely filling the trenches of the unit storage area, and affecting the reliability of the device. Achieve the effect of reducing the aspect ratio, improving the flatness, and the process flow is simple and controllable

Active Publication Date: 2019-05-10
SHANGHAI HUALI MICROELECTRONICS CORP
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0011] At present, the peripheral device area and the control gate of the unit storage area of ​​the floating gate nonvolatile memory can be deposited in one step by furnace tube technology, and the thickness is generally about 2000 angstroms, while the unit storage area of ​​the floating gate nonvolatile memory device In addition to the control gate with the same thickness as the peripheral device area, there is also a floating gate structure with a thickness of about 1000 angstroms. As the size of NVM continues to decrease, the aspect ratio of the space trench in the cell storage area increases greatly. , in the ILD (interlayer Deposition) process, it is very easy to generate voids (void), and it becomes very difficult to completely fill the trenches in the cell storage area, which will seriously affect the reliability of the device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A process method for increasing ild filling window with adjustable control grid
  • A process method for increasing ild filling window with adjustable control grid
  • A process method for increasing ild filling window with adjustable control grid

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0049] Embodiments embodying the features and advantages of the present invention will be described in detail in the following description. It should be understood that the invention can have various changes in different examples without departing from the scope of the invention, and that the descriptions and illustrations therein are illustrative in nature rather than limiting the invention.

[0050] The process method of increasing the ILD filling window with the adjustable control gate of the present invention will be further described in detail with reference to the accompanying drawings. It should be noted that the problem solved by the present invention is to reduce the thickness of the control gate in the storage area of ​​the unit while maintaining the thicker polysilicon gate layer in the peripheral device area.

[0051] Specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0052] see Figure...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A process method for increasing an ILD filling window with an adjustable control gate, which includes: providing a base with a unit storage area and a peripheral device area; depositing a first polysilicon gate layer on the surface of the base; Grow a silicon oxide barrier layer; apply photoresist and develop on the surface of the silicon oxide barrier layer to expose the peripheral device area, and only etch and remove the silicon oxide barrier layer in the peripheral device area; the silicon oxide barrier layer in the cell storage area Deposit a second polysilicon gate layer on the surface of the first polysilicon gate layer in the peripheral device area; perform photoresist coating and development on the surface of the second polysilicon gate layer to expose the cell storage area, and etch to remove only the cell The second polysilicon gate layer in the storage area; etch to remove the remaining silicon oxide barrier layer; perform photoresist coating and development on the surface of the polysilicon gate in the unit storage area and peripheral device area, and dry etch to form the final Double polysilicon gate structure.

Description

technical field [0001] The invention relates to the field of integrated circuit manufacturing, in particular to a process method for increasing an ILD filling window with an adjustable control gate. Background technique [0002] A floating gate type non-volatile memory (Non-volatile memory, referred to as NVM) is a common integrated circuit device, which includes a source, a drain, a gate and a floating gate (Floating Gate). Generally, a floating-gate nonvolatile memory structure can be formed using a classic stack-gate process. The polysilicon layer close to the tunnel oxide layer is used as a floating gate, the top polysilicon layer is used as a control gate poly, and the insulating layer between the two polysilicon layers is a silicon dioxide or ONO (Oxide-Nitride-Oxide) structure. The effect of isolating the floating gate area. [0003] Compared with volatile memory, due to the existence of floating gate, non-volatile memory can still maintain data information even whe...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/11517
CPCH10B41/00
Inventor 刘政红辻直樹陈广龙
Owner SHANGHAI HUALI MICROELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products