Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Address mapping method and device based on large-capacity solid storage

A solid-state storage and address mapping technology, applied in the field of electronic communication, can solve problems such as unstable performance, large main memory consumption, and small mapping granularity

Active Publication Date: 2015-12-30
HUAWEI TECH CO LTD
View PDF5 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The embodiment of the present invention provides an address mapping method and device based on large-capacity solid-state storage. According to the logical block address of the data to be read or written, the address corresponding to the logical block address is searched in the two-level mapping table. 3-level mapping table, a multi-level sequential mapping scheme for reading the data from the 3-level mapping table or writing the data in the physical page number allocated for the logical block address, since the 2-level mapping Only the index of the 3-level mapping table is stored in the table, and only when the 3-level mapping table in the main memory does not store the data to be read or written, the data corresponding to the logical block address in the solid state disk will be The level 3 mapping table is written into the main memory, which solves the problem that page-level mapping needs to consume a large amount of main memory storage space due to the small mapping granularity in the case of large-capacity storage, and also avoids the block-level mapping that involves more data when performing block operations The performance instability caused by the problem, so as to achieve the effect of simplifying the mapping relationship to reduce the consumption of main memory storage space and maintain stable performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Address mapping method and device based on large-capacity solid storage
  • Address mapping method and device based on large-capacity solid storage
  • Address mapping method and device based on large-capacity solid storage

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0141] In order to make the purpose, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments It is a part of embodiments of the present invention, but not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present invention.

[0142] Such as figure 1 As shown, an address mapping method based on large-capacity solid-state storage provided by an embodiment of the present invention is characterized in that it includes:

[0143] Step S101, obtaining a write command for writing data into the solid-state hard disk, the write command carrying the data to be written and the lo...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an address mapping method based on large-capacity solid storage. The method is characterized by including the steps of obtaining a writing command for writing data in a solid hard disk, wherein the writing command carries data to be written and logic block addresses of the data to be written; inquiring about a third-stage mapping table, corresponding to the logic block addresses, in a main memorizer according to a global second-stage mapping table; if the third-stage logic list corresponding to the logic block addresses does not exist in the main memorizer, indexing the third-stage mapping table in the solid hard disk according to the global second-stage mapping table, reading out the third-stage mapping table, corresponding to the logic block addresses, in the solid hard disk and storing the third-stage mapping table into the main memorizer; controlling a solid hard disk controller to allocate physical page numbers for the logic block addresses, storing the physical page numbers in the third-stage mapping table, corresponding to the logic block addresses, in the main memorizer, and writing the data to be written in the physical page numbers.

Description

technical field [0001] The present invention relates to the technical field of electronic communication, in particular to an address mapping method and device based on large-capacity solid-state storage. Background technique [0002] Commonly used data carriers in the storage field are mechanical hard drives and solid-state drives (SSD). Solid-state drives have the characteristics of small size, low energy consumption, strong anti-interference ability, extremely small addressing time, and high number of read and write operations per second (IOPS). , Compared with traditional disks, flash and other solid-state hard disk storage can achieve microsecond-level delays, while traditional disks can intelligently achieve millisecond-level delays. However, due to flash and other solid-state hard disk itself (1) the modified data cannot be directly rewritten on the original data, resulting in non-fixed-point update; (2) the basic unit of data reading and writing is a page, and the bas...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F12/06
CPCG06F12/06G06F2212/7201G06F12/0246
Inventor 许璐孙亚萍
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products