A wafer level chip packaging method

A technology of wafer-level chip and packaging method, which is applied in the direction of semiconductor devices, electrical components, circuits, etc., and can solve problems such as surface mount process difficulties, chip edge chipping, and missing corners

Active Publication Date: 2019-03-12
WUHAN XINXIN SEMICON MFG CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] At present, with the requirement of wafer assembly thickness, the chip packaging thickness is required to be as thin as possible. When the chip size is small to a certain range, such as less than 600 microns, the thickness of the surface mount process will be more difficult.
At the same time, because silicon is relatively brittle after etching, it is easier to cause problems such as chip chipping and chipping when sucking it directly with a suction nozzle.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A wafer level chip packaging method
  • A wafer level chip packaging method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] In order to make the technical solutions and advantages of the present invention more comprehensible, further details will be described below in conjunction with the accompanying drawings. It should be noted that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0022] The biggest feature of the wafer-level chip packaging method is that its package size is small, the inductance between the IC and the PCB is small, and the production cycle is shortened, so it can be used in portable products and meets the requirements of light, thin, and small. Information The transmission path is short, the stability is high, and the heat dissipation is good.

[0023] Since the wafer-level chip package lacks the traditional sealed plastic or ceramic package, the heat of the IC chip can be effectively dissipated during operation without increasing the temperature of the host. This feature has many benefits for th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to the field of semiconductor device preparation, in particular to a wafer-level chip packaging method. In the wafer-level chip packaging method, bonding materials are arranged on the upper surface of the first wafer and the upper surface of the second wafer, and the bonding material is first subjected to a planarization process, and then the first wafer and the second wafer are The edge of the wafer is subjected to a grinding process, so that the edge stress of the wafer is reduced, so that the warpage becomes smaller, so that there is no crack at the bonding of the first wafer and the second wafer. By changing the order of flattening and grinding, Reduce wafer edge warpage to improve wafer quality.

Description

technical field [0001] The invention relates to the field of semiconductor device preparation, in particular to a wafer-level chip packaging method. Background technique [0002] Wafer-level chip packaging technology is a technology that performs packaging and testing on the entire wafer and then etches a single finished chip. The size of the packaged chip is the same as that of the bare chip. [0003] The difference between wafer-level chip packaging technology and traditional packaging methods is that traditional chip packaging is etched first and then packaged and tested, and after packaging, the size of the original chip is increased by about 20%; Packaging and testing are carried out on the wafer before scribing and dividing. Therefore, the volume after packaging is almost the same as the size of the IC bare chip, which can greatly reduce the size of the IC after packaging. [0004] At present, with the requirement of wafer assembly thickness, the thickness of chip pac...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/56H01L21/60
CPCH01L21/56H01L24/03H01L24/04H01L2224/03H01L2224/038H01L2224/04105
Inventor 曹静周玉穆玉平胡胜
Owner WUHAN XINXIN SEMICON MFG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products