Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Single event upset characteristic testing method for partially triple modular redundancy reinforced SRAM (static random access memory) type FPGA (field programmable gate array)

A technology of single-event flipping and triple-mode redundancy, which is applied in the field of testing single-event flipping characteristics, can solve the problem of increasing the usage of device resources, inability to accurately test the single-event flipping characteristics of SRAM-type FPGAs, and circuit triple-mode redundancy And other issues

Active Publication Date: 2013-01-16
CHINA ACADEMY OF SPACE TECHNOLOGY
View PDF3 Cites 18 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, triple-mode redundancy will increase the internal resource usage of the device. In some applications, due to the large amount of resources used, and the total amount of internal resources of the device is certain, it is impossible to design all circuits with triple-mode redundancy. Influence degree, three-mode redundancy is implemented for some key circuits with large impact, and triple-mode redundancy is not adopted for the rest
This kind of single-event turnover characteristic test of devices after partial triple-mode redundancy is currently a difficult point in the world, and it is impossible to accurately test the single-event turnover characteristics of part of the SRAM FPGA after triple-mode redundancy reinforcement.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Single event upset characteristic testing method for partially triple modular redundancy reinforced SRAM (static random access memory) type FPGA (field programmable gate array)

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] In order to make the object, technical solution and advantages of the present invention more clear, the present invention will be further described in detail below in conjunction with specific embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0019] The present embodiment provides a method for testing the single event flip characteristics of a part of the triple-mode redundant SRAM type FPGA, including:

[0020] 1) Carry out part of the three-mode redundancy reinforcement of the FPGA device under test;

[0021] 2) Use high-energy particles whose LET (energy transfer linear density) value is greater than the switching threshold of the FPGA device, at the set fluence rate (10 2 particles / cm 2 s) irradiate the device under test, and test the output characteristics of the device during the irradiation;

[0022] 3) When the output characteristics of the de...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a single event upset characteristic testing method for partially triple modular redundancy reinforced SRAM (static random access memory) type FPGA (field programmable gate array). The method comprises the following steps: irradiating a tested device at a set fluence rate, recording a single event error for once when the output characteristic of the device is not correct and the functions of the device do not return to normal within time T1 after the particle irradiation stops, and repeating the above steps for multiple times and then calculating a single even error section; reducing the particle fluence rate continuously till the single even error section becomes stable; and repeating the above steps under at least five different LET values in total.

Description

technical field [0001] The invention belongs to the field of particle irradiation testing, and in particular relates to a method for testing the single-particle flipping characteristics of a SRAM-type FPGA partially reinforced by triple-mode redundancy. Background technique [0002] SRAM-type FPGA is composed of configuration memory, block memory, flip-flop, global control register and semi-blocking structure, etc., with its high integration, strong flexibility, and short development cycle, it has been more and more widely used in the aerospace field . However, there are a large number of high-energy particles such as gamma photons, radiation band electrons, and high-energy protons in the space environment where it works, and the SRAM-type FPGA is a single-event flip-sensitive device, which consists of configuration memory, block memory, flip-flops, global control registers and Compositions such as semi-blocking structures, each part may produce single-event flips under the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/317
Inventor 于庆奎罗磊张大宇刘迎辉唐民祝名
Owner CHINA ACADEMY OF SPACE TECHNOLOGY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products