Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Integrated circuit element, forming method thereof and packaging assembly

A technology for integrated circuits and packaging components, which is applied in the field of bump structures, and can solve the problems of solder wetting to the side walls, high manufacturing cost interface delamination, etc.

Inactive Publication Date: 2011-11-23
TAIWAN SEMICON MFG CO LTD
View PDF6 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, a sidewall protection layer is required to avoid copper oxidation, but traditional methods of treating the sidewall of copper pillars suffer from higher manufacturing costs and interfacial delamination issues
At present, the chemical immersion tin process (immersion tin process) is used to provide a tin layer on the sidewall of the copper pillar, but there are still problems of manufacturing cost, adhesion between tin and underfill, and solder wetting to the sidewall. It is a challenge for the fine-pitch packaging technology of the new generation of chips

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Integrated circuit element, forming method thereof and packaging assembly
  • Integrated circuit element, forming method thereof and packaging assembly
  • Integrated circuit element, forming method thereof and packaging assembly

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] Embodiments disclosed herein provide a sidewall protection process for copper pillar bump technology, wherein the L-shaped protection structure on the sidewall of the copper pillar bump is formed of at least one layer of non-metallic material, such as a dielectric material layer, polymer material layer or a combination of the foregoing. The term "copper pillar bump" used throughout this disclosure refers to bump structures, including conductive pillars formed of copper or copper alloys, which can be directly applied to flip-chip assemblies or other similar applications On the electrical pad or on the redistribution layer of the semiconductor chip.

[0034] In the embodiments of the present invention, reference materials are used to describe the present invention in detail. As shown in the drawings, the same reference numerals are used as much as possible in the drawings and descriptions to indicate the same or similar parts. In the drawings, the shapes and thicknesses ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an L-shaped sidewall protection structure formed of a non-metal material on the Cu pillar sidewall to prevent the Cu pillar sidewall from oxidation and increase adhesion between the Cu pillar sidewall and a subsequently formed underfill material. Compared with the conventional immersion Sn method followed by an annealing process, the non-metal sidewall protection structure can adjust substrate stress, prevent solder wetting to the Cu pillar around the perimeter of the UBM layer during the reflow process, and eliminate blue tape residue. This is applicable to fine pitch bump schemes. An L-shaped sidewall protection process is used for Cu pillar bump technology. The L-shaped sidewall protection structure is formed of at least one of non-metal material layers, for example a dielectric material layer, a polymer material layer or combinations thereof.

Description

technical field [0001] This invention relates to the manufacture of integrated circuits, and more particularly to bump structures in integrated circuit components. Background technique [0002] Modern integrated circuits are formed of millions of active components, such as transistors and capacitors, that are initially isolated from each other but are later connected together to form a functional circuit. A typical interconnection structure includes horizontal interconnections, such as metal lines (wires), and vertical interconnections, such as vias and contacts. Interconnects are increasingly limiting the density and performance of modern integrated circuits. decisive. Bond pads will be formed on the top of the interconnect structure, and the bond pads will be exposed on the surface of individual chips. Through the bond pads, an electrical connection can be formed to connect the chip to the package substrate or other chips. Bonding Pads can be used for wire bonding or fli...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L23/00H01L23/31H01L23/488H01L21/60
CPCH01L2924/01006H01L2224/1308H01L2224/13139H01L2924/01075H01L2224/81815H01L2924/01038H01L2924/01012H01L2924/1421H01L2924/01047H01L2924/01079H01L2224/05671H01L2924/01013H01L2224/16145H01L2924/01322H01L2924/01078H01L2224/13155H01L2224/13166H01L2224/13144H01L2224/16225H01L2224/1357H01L2224/05611H01L2924/01049H01L24/81H01L2224/13164H01L24/11H01L2924/01082H01L2224/05644H01L2224/81193H01L2224/11849H01L2224/0401H01L2224/13565H01L2224/1145H01L2224/13181H01L2224/13552H01L2224/11462H01L2924/01073H01L2924/1431H01L24/13H01L2924/01033H01L2224/11464H01L2224/11452H01L2924/01019H01L24/16H01L2224/81447H01L2224/11622H01L2224/13083H01L2924/13091H01L2924/014H01L2924/01025H01L2924/1437H01L2224/05639H01L2224/05647H01L2224/13575H01L2224/13111H01L2224/1369H01L2924/01023H01L2224/16227H01L2924/01032H01L2224/13147H01L2924/01029H01L2224/814H01L2924/01024H01L2224/0345H01L2924/0104H01L24/05H01L2924/0103H01L2924/14H01L2924/1306H01L2924/1305H01L2224/10145H01L2224/10126H01L2924/3841H01L2924/384H01L2224/11019H01L2224/13686H01L2924/0504H01L2924/07025
Inventor 黄见翎吴逸文刘重希
Owner TAIWAN SEMICON MFG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products