Boron gettering method for metallurgical N-type polycrystalline silicon chip
A polycrystalline silicon wafer, metallurgical technology, applied in chemical instruments and methods, silicon compounds, non-metallic elements, etc., can solve the problems of high diffusion temperature, long diffusion time, small phosphorus diffusion coefficient, etc., to achieve high doping concentration, diffusion Uniform and repeatable results
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0031] (1) Clean metallurgical N-type polycrystalline silicon wafers with RCA liquid and dry them; RCA liquid cleaning includes: No. III liquid H 2 SO 4 : H 2 O 2 =4:1; No. I liquid NH 4 OH:H 2 O 2 : H 2 O=1:2:5; No. II solution HCl:H 2 O 2 : H 2 O=1:2:8. H 2 SO 4 , H 2 O 2 , NH 4 Both OH and HCl are excellent grade pure, with mass fractions of 95-98%, 30%, 25-28%, and 36-38%, respectively. The three solutions are formulated in volume ratio.
[0032] (2) Passing the silicon wafer obtained in step (1) into trimethyl borate B (CH) at a temperature of 900° C. 3 O) 3Carry out 1.5h boron gettering treatment, the gas flow used is large N 2 1L / min, small N 2 0.02L / min, the silicon wafer is naturally cooled in the air.
[0033] (3) soak the silicon wafer obtained in step (2) in dilute HF (HF:H 2 O=1:10) solution for 10min, then use HF:HNO 3 (1:3) Soak in acid etching solution for 30s, wash with deionized water for several times, and dry. The mass percentage conce...
Embodiment 2
[0036] Same as embodiment 1, its difference is that the temperature and time of boron gettering heat treatment are different, and step (2) is:
[0037] (2) Pass the silicon wafer obtained in step (1) into B(CH) in a four-tube microcomputer diffusion furnace at a temperature of 920°C 3 O) 3 Carry out 2h boron gettering treatment, the gas flow used is large N 2 1L / min, small N 2 0.02L / min, the silicon wafer is naturally cooled in the air.
[0038] Test the resistivity of the silicon wafer obtained in step (3); test the minority carrier lifetime of the silicon wafer after depositing 80 nm of silicon nitride on both sides by PECVD. The test method is the same as that of Example 1. Minority carrier lifetime distribution figure 2 As shown, the resistivity increased from 0.20 Ω·cm to 0.56 Ω·cm.
[0039] Minority carrier lifetime distribution of the original silicon wafer without gettering treatment (average 1.2μs) see image 3 .
PUM
Property | Measurement | Unit |
---|---|---|
electrical resistivity | aaaaa | aaaaa |
thickness | aaaaa | aaaaa |
depth | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com