Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Back-end compiler implementation method and device based on array analysis primitive structure

An implementation method and compiler technology, applied in the direction of compiler construction, parser generation, code compilation, etc., to achieve the effect of clear thinking, convenient operation, and good scalability

Active Publication Date: 2022-06-10
ZHEJIANG LAB
View PDF6 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] As a high-level programming language for data packet processing, P4 realizes programming requirements that are protocol-independent and target-device-independent, but this independency is limited to the supporting Intermediate Representation (IR, Intermediate Representation), if the user wants to design a protocol-independent hardware programmable parser and program it through software, he needs to design a back-end compiler to configure his own programmable hardware, about back-end compilation At present, there is no unified standard in the industry, and the ability adaptation process between the compiler and the target hardware is cumbersome. In addition, there are many specifications of the parser hardware, and the compiler can adapt flexibly to parsers of different specifications. Performance and operability still need to be improved

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Back-end compiler implementation method and device based on array analysis primitive structure
  • Back-end compiler implementation method and device based on array analysis primitive structure
  • Back-end compiler implementation method and device based on array analysis primitive structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] Step S3: the target hardware primitive array parameter control process, and the generation of the target hardware configuration bit stream is completed. According to the parsing primitive parameter array and parsing parameter list generated in step S2, the column number of the array is used as the configuration base address of the hardware parsing primitive, according to the parameter format of starting and cascading OLD information and working OL information defined in step S1 , to generate its corresponding configuration information for each element in the array. Step S3 is responsible for generating a final parsing primitive parameter array based on the parsing state matrix and parsing parameter list, and merging all parameters in the array into a final parsing primitive parameter format defined by the hardware in units of columns Configure the bit stream, and configure the configuration bit stream into the target hardware to complete the programming operation of the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method and a device for realizing a back-end compiler based on an array type analysis primitive structure, which can meet the requirement of compiling a protocol analysis logic defined by software based on programmable target hardware of the array type analysis primitive structure. A protocol analysis processing logic described by software is translated and explained to generate an analysis operation instruction which can be identified by a matrix programmable analysis resource in target hardware, and the operation instruction forms a mapping relationship with a configurable analysis element array in the target hardware in the form of an analysis element parameter array; through an analysis primitive parameter array controller, effective analysis primitive parameters in an analysis primitive parameter array are configured into corresponding programmable analysis primitives on hardware, programming of programmable analysis primitive resources of target hardware is completed, and therefore the purpose that protocol-independent data analysis is achieved through software programming hardware is achieved.

Description

technical field [0001] The invention relates to the technical field of protocol-independent programmable analysis, compiler and intelligent network card, in particular to a method and device for implementing a back-end compiler based on an array analysis primitive structure. Background technique [0002] As a high-level programming language for data packet processing, P4 realizes protocol-independent and target-device-independent programming requirements, but this independence is limited to providing supporting intermediate representation (IR, Intermediate Representation). If users want to design a protocol Regardless of the hardware programmable parser and programming through software, it is necessary to design a back-end compiler to configure your own programmable hardware. There is currently no unified standard in the industry for the implementation of the back-end compiler, and The ability adaptation process between the compiler and the target hardware is cumbersome. In ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F8/30G06F8/41G06F8/71
CPCG06F8/37G06F8/31G06F8/71G06F8/427
Inventor 曹建业沈文君叶韬李合元牛广
Owner ZHEJIANG LAB
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com