Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Roller Arbitration Method and Circuit for On-Chip Data Exchange

A technology of data exchange and arbitration method, which is applied in the direction of electrical digital data processing, digital computer components, architecture with a single central processing unit, etc., and can solve problems such as difficulty in realizing high-speed circuits, fairness and complexity, and difficult iterative arbitration , to achieve the effect of easy high-speed circuit, short arbitration time and simple judgment logic

Active Publication Date: 2022-04-22
HEXAFLAKE (NANJING) INFORMATION TECH CO LTD
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] Among them, PIM has fairness and complexity problems because each selection is random and requires three steps.
[0007] However, RRM and iSLIP use priority round-robin arbitration, which is simpler than random arbitration logic. iSLIP has improved the grant pointer jump condition, and the fairness has been improved. However, three steps are still required, which makes the complexity problem also exist. Difficult to implement high-speed circuits
[0008] DRRM has two independent polling arbitration mechanisms for the input and output, which is shorter than the arbitration time of the iSLIP scheme, and at the same time achieves performance equivalent to iSLIP; on the basis of DRRM, GA sends the Grant information of the output port to the input port, although the arbitration efficiency is improved but the complexity increases more than DRRM
Since the complexity increases exponentially (N3logN) as the port increases, it is difficult for DDRM and GA to achieve more than two iterative arbitrations on high-speed circuits as the port increases

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Roller Arbitration Method and Circuit for On-Chip Data Exchange
  • Roller Arbitration Method and Circuit for On-Chip Data Exchange
  • Roller Arbitration Method and Circuit for On-Chip Data Exchange

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0049] The present invention will be further described below in conjunction with embodiment, but protection scope of the present invention is not limited to this:

[0050] figure 1 An NxN cross network routing structure is given: each intersection of I0, I1, ..., IN-1 and O0, O1, ..., ON-1 is a routing path, also called a transmission pair. Each intersection is a VOQij request path, the first number of the VOQ subscript indicates the input port number, and the second number indicates the output port number. Each input port Ii can only have one routing node selected in one cycle, and each output port can only have one routing node selected in one cycle. There are at most N paths selected in one cycle.

[0051] In order to ensure that each input port realizes fair arbitration, each input port obtains the data transmission volume as equal as possible, and each virtual output queue VOQ of each input port obtains the data transmission volume as equal as possible, the invention di...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a roller arbitration method for on-chip data exchange, which is based on an NxN crossover network with N input ports and N output ports, comprising the following steps: S1, determining a priority arbitration arrangement; S2, judging whether each expected transmission pair in the arrangement has transmission demand, if yes, it is determined as the actual transmission pair, and the determined actual transmission pair immediately transmits data; otherwise, it is determined as a non-transmission pair; S3, perform sequential row / column or column / row arbitration, and select the switching point with high priority as the actual Transmission pair; S4, after the polling in step S3 is completed, the priority arbitration arrangement is scrolled to obtain a new arbitration arrangement; S5, S2-S4 is performed in a loop. This method can improve the efficiency and speed of on-chip data exchange, and is especially suitable for artificial intelligence and big data processing chips, especially chips with SIMT architecture. Such methods pertain to chip design, network-on-chip, system-on-chip, and computer architecture.

Description

technical field [0001] The invention relates to the fields of chip design, on-chip network, on-chip system, and computer architecture, in particular to a wheel scheduling method and circuit realization of an on-chip data exchange network. This method can improve the efficiency and speed of on-chip data exchange, and is especially suitable for artificial intelligence and big data processing chips, especially chips with SIMT architecture. Background technique [0002] Machine learning, scientific computing and graphics rendering require huge computing power, which is generally provided by large chips (such as GPU, TPU, APU, etc.) to achieve highly complex machine learning tasks and graphics processing tasks. Using machine learning to do recognition requires a huge Deep Learning network and massive image data, and the training process is very time-consuming; in a 3D application or game scene, if Recursive Ray-Tracing is used for rendering, and the scene If it is complex, it ne...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F13/16G06F13/18G06F15/163G06F15/78
CPCG06F13/1642G06F13/18G06F15/163G06F15/7807
Inventor 王东辉赵鹏常亮桑永奇李甲姚飞
Owner HEXAFLAKE (NANJING) INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products