Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

IP management system and IP management method

A technology of management system and configuration management, which is applied in the field of IP management system, can solve the problems of complicated and lengthy design process and the decrease of accuracy rate, and achieve the effect of reducing the work of chip designers, improving efficiency, improving efficiency and accuracy rate

Pending Publication Date: 2020-09-25
HARBIN INST OF TECH
View PDF0 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The purpose of the present invention is to propose an IP management system and an IP management method in order to solve the problems that the existing IP-level SoC design process is complicated and lengthy and the accuracy rate decreases due to excessive repetitive work as the system increases

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • IP management system and IP management method
  • IP management system and IP management method
  • IP management system and IP management method

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment approach 1

[0036] Specific implementation mode one: as figure 1 As shown, an IP management system in this embodiment includes:

[0037] The IP management system is mainly used to realize the management and modeling of soft and hard IP, and provide basic services for IP-level instantiation and interconnection in chip design;

[0038] The IP management system mainly includes a configuration management module, a syntax analysis module, a register analysis module, a model generation module, a text generation module, a global inspection module and an integration module.

specific Embodiment approach 2

[0039] Embodiment 2: The difference between this embodiment and Embodiment 1 is that the configuration management module is used for analyzing, extracting and distributing IP management system configuration files;

[0040] Described configuration file content comprises each soft IP, the location information of the source file of hard IP or the model file of each soft, hard IP, each soft, macro information of hard IP, each soft, path information of hard IP, and each soft , the location information of the SystemRDL file corresponding to the hard IP or the location information of the user-defined register information description file;

[0041] The model files of the soft and hard IP are the same as the source files, which are provided in the IP and already exist;

[0042] The files provided by the soft and hard IP have at least one of the source files or model files, which can be all or only one, and the IP management system can manage this kind of IP;

[0043] Generally speakin...

specific Embodiment approach 3

[0045] Specific implementation mode three: this implementation mode is different from specific implementation mode one or two in that: the syntax analysis module is specifically:

[0046] When the source files of soft and hard IP or the model files of soft and hard IP are processed by Verilog syntax compiler (such as Pyverilog, um...compiler processing should be well known, Pyverilog is a kind of compiler front-end tool) to generate After the abstract syntax tree (AST), the syntax parsing module uses the traversal algorithm to process the abstract syntax tree to realize the acquisition of three types of information, including soft and hard IP levels, parameterization, and ports.

[0047] Other steps and parameters are the same as those in Embodiment 1 or Embodiment 2.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an IP management system and an IP management method, and relates to an IP management system and an IP management method. The invention aims to solve the problems that the existing IP-level SoC design process is complicated and lengthy and the accuracy is reduced due to excessive repetitive work along with the increase of the system. The IP management system comprises a configuration management module, a grammar analysis module, a register analysis module, a model generation module, a text generation module, a global check module and an integration module. The content ofthe configuration file comprises source file of each soft IP and hard IP or the position information of the model files of each soft IP and each hard IP, the macro information of each soft IP and each hard IP, the path information of each soft IP and each hard IP, the SystemRDL file position information corresponding to each soft IP and each hard IP or the user-defined register information description file position information. The method is applied to the field of digital chip design and EDA tools thereof.

Description

technical field [0001] The invention relates to an IP management system and an IP management method. Background technique [0002] With the continuous evolution of the IC industry, the function and scale of the chip are gradually improved and improved, which makes the scale of the IC increase sharply, and the competition among the chip industry is also increasing. How the product can quickly respond to the market; how to effectively reduce system development costs while satisfying multi-function, high performance, and low power consumption; how to shorten the development cycle of chip design verification and implementation processes for continuous update iterations, So as to speed up the time to market, has become the focus of the market. In the nanometer era, the manufacturing capability of integrated circuits relies on various emerging technologies and is still developing steadily in accordance with Moore's Law. However, the design method based on the cell library has lon...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F30/398G06F115/02
CPCG06F30/398G06F2115/02
Inventor 付方发苑嘉才王进祥来逢昌王永生
Owner HARBIN INST OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com