Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A kind of vertical structure LED chip and preparation method thereof

A LED chip and vertical structure technology, applied in semiconductor devices, electrical components, circuits, etc., can solve problems affecting light output efficiency, current congestion, low light output efficiency of LED chips, etc., achieve high light output efficiency, reduce heat dissipation, and alleviate current congestion effect of effect

Active Publication Date: 2021-01-12
RES INST OF SOUTHEAST UNIV IN SUZHOU
View PDF17 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, the inventors found that in the existing vertical structure LED, the patterned sapphire substrate, which is beneficial to increase the light extraction efficiency, is peeled off by laser in the later stage, which easily leads to low light extraction efficiency of the final LED chip
The n-type electrode and p-type electrode of the existing vertical structure LED are distributed up and down. When a large current is injected, the current crowding effect near the n-type electrode (especially the interdigitated electrode overlap area) is obvious, which also affects the light extraction efficiency.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A kind of vertical structure LED chip and preparation method thereof
  • A kind of vertical structure LED chip and preparation method thereof
  • A kind of vertical structure LED chip and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The directions shown in the accompanying drawings are up, down, left, and right. The raw materials used in each of the following examples are purchased directly.

[0042] The preparation method of vertical structure LED chip is as follows figure 1 ,include:

[0043] S1: providing a first substrate 1, and sequentially forming an intrinsic GaN layer 2 and a first n-GaN layer 3 on the first substrate 1;

[0044] S2: forming the first reflective layer 4, the first reflective layer 4 covers the first n-GaN layer 3;

[0045] S3: Etching the first reflective layer 4 to form a patterned reflective layer 5, wherein the patterned reflective layer 5 exposes part of the surface of the first n-GaN layer 3;

[0046] S4: forming a second reflective layer 6, the second reflective layer 6 covers part of the surface of the patterned reflective layer 5 and the first n-GaN layer 3;

[0047] S5: etching the second reflective layer 6 to expose part of the surface of the first n-GaN layer...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a vertical structure LED chip and a preparation method thereof. The chip comprises a first n-GaN layer, a patterned reflection layer, a second reflection layer, a second n-GaN layer, a multi-quantum well layer, a p-GaN layer, and a p-GaN layer. a GaN layer and a second substrate; the patterned reflective layer is a convex structure arranged at intervals, and the patterned reflective layer is a distributed Bragg reflector. The manufacturing method includes: forming an intrinsic GaN layer and a first n-GaN layer on a first substrate; covering the first reflective layer; etching to form a patterned reflective layer; covering the second reflective layer; An n-GaN layer does not cover the surface of the patterned reflective layer; covers the second n-GaN layer, the multi-quantum well layer, and the p-GaN layer; bonds the p-GaN layer to the second substrate; peels off the first substrate . The intrinsic GaN layer exposing the first n-GaN layer. The invention has high light extraction efficiency, can effectively alleviate the current congestion effect when a large current is injected, and the current distribution is uniform.

Description

technical field [0001] The invention relates to a semiconductor photoelectric chip and a manufacturing method, in particular to a vertical structure LED chip and a preparation method thereof. Background technique [0002] A light-emitting diode (LED) is a semiconductor element that can emit light. The LED has the advantages of small size, low power consumption, and long service life. Nowadays, LEDs are gradually replacing traditional light sources, and the demand for high-brightness LEDs is becoming more and more urgent, because the p-type electrode and n-type electrode of the planar structure LED are on the same side, and the current flows laterally in the n-GaN layer and the p-GaN layer. Therefore, the current distribution is uneven, resulting in current congestion and high heat generation. The n-type electrode and the p-type electrode of the vertical structure LED are distributed up and down, so the problem of uneven current distribution of the traditional planar structu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L33/10H01L33/14H01L33/00
CPCH01L33/007H01L33/10H01L33/14H01L33/145
Inventor 华斌顾星倪贤锋范谦
Owner RES INST OF SOUTHEAST UNIV IN SUZHOU
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products