Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and system for establishing standard cell library, and chip design method and system

A standard cell library, standard cell technology, applied in computer-aided design, calculation, special data processing applications, etc., can solve problems such as time-consuming and laborious, different standard cell design rules, standard cell rework, etc.

Pending Publication Date: 2020-06-05
叶惠玲
View PDF14 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] (1), a method of building a standard cell library from scratch, specifically, the process from the circuit design of each standard cell to the completion of the layout design of the standard cell is performed once, for example, the invention patent CN103559352B (that is, the application No. CN201310537891.X) proposes a method for establishing a standard cell; this method of establishing a standard cell library from scratch has the following defects: due to the large number of types of the standard cell library and the number of standard cells included, each new standard cell If the units are all built from scratch, it will take time and effort;
[0005] (2), a method of using an existing standard cell library to create a new standard cell library, for example, the invention patent application CN108846160A (that is, the application number CN201810413218.8) discloses a standard cell library circuit design method, which discloses It is a method of how to automatically generate a new standard cell library corresponding to a new process based on the existing standard cell library corresponding to the old process. This method of building a new standard cell library with the old has the following defects: because the new process and the old process The required standards are not the same, so the design rules of standard cells will be different, and there is no way to convert the existing standard cell library into a new standard cell library corresponding to the new process through direct and simple conversion. For example, If the new process needs to do OPC detection, as disclosed in the invention patent application CN105868449A (that is, the application number CN201610173678.9), it is necessary to carry out the layout of the standard cell before performing the optical simulation at the circuit level, but the old process does not need For optical simulation, if the existing standard cell library corresponding to the old technology is established by the method disclosed in the invention patent application CN103559352B, then use the method for establishing the standard cell library disclosed in the invention patent application CN108846160A to directly convert the old technology corresponding When the existing standard cell library is converted to the standard cell library corresponding to the new process, all the standard cells will have to be reworked. In this case, the existing standard cell library corresponding to the old process is used to automatically create the standard cell corresponding to the new process. The method of unit library is meaningless, and all rework is as time-consuming and labor-intensive as starting from scratch; in addition, in addition to the difference between old and new processes, the application environment of the product may also be different, especially in the Internet of Things, the application environment is Variety and variety will also cause different design requirements and the same problem, that is, it is impossible to use the old existing standard cell library to automatically generate a new standard cell library, and it has to be done from scratch

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for establishing standard cell library, and chip design method and system
  • Method and system for establishing standard cell library, and chip design method and system
  • Method and system for establishing standard cell library, and chip design method and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0057] Please refer to figure 1 , a traditional chip design process includes the following steps:

[0058] S11, perform level description behavior level description to determine the function, performance and area of ​​the chip to be designed;

[0059] S12, providing the required logic synthesis conditions, including: S121, performing hardware level description according to the behavior level description; S122, providing a standard cell library; S123, providing constraints representing the chip application environment (i.e. application requirements) (i.e. product application design constraints);

[0060] S13, perform logic synthesis, that is, according to the hardware level description, plus the restriction conditions, select a suitable standard cell from the standard cell library to generate a chip circuit;

[0061] S14, perform component-level description (i.e., gate-level description) on the chip circuit, that is, describe the connection relationship between gates in the c...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method and system for establishing a standard cell library, a chip design method and system and a computer storage medium. The method for establishing a standard cell libraryis embedded into a traditional chip design process; when an engine is synthesized, an original unit library of original units with a fixed layout mode, a process design table and an application limiting condition are introduced; after synthesis, not only original gate level description is generated, but also a complete standard cell library is synthesized, so that the layout can be continuously generated by utilizing a traditional chip design process in the presence of the gate level description and the standard cell library which meet application and process requirements. According to the scheme, the problem that the standard cell library cannot be quickly and automatically established due to process change can be solved by the formulated fixed layout mode matched with new process requirements, and the problem that the standard cell library cannot be quickly generated according to a new process and a new product application environment can be solved by the technical scheme of the invention.

Description

technical field [0001] The invention relates to the technical field of integrated circuit design automation, in particular to a method and system for establishing a standard cell library, a chip design method and system, and a computer storage medium. Background technique [0002] At present, the semi-custom chip design method based on the standard cell library has been widely used in integrated circuit design, that is, the current layout design of the integrated circuit includes the design based on the standard cell library. The standard cell library is a general term for the unit symbol library, circuit structure library, function description library, layout library, timing power library, physical view library, design rules and interconnection parasitic parameter model library required for integrated circuit design. The design of the standard cell library refers to the design of some standard cells (such as combinational logic, sequential logic, physical cells, etc.) Duri...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F30/392G06F111/20
Inventor 叶惠玲
Owner 叶惠玲
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products