Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Matrix convolution calculation method, interface, coprocessor and system based on RISC-V architecture

A RISC-V and coprocessor technology, applied in the field of matrix convolution calculation, can solve the problems of design fragmentation, insufficient flexibility, unsatisfactory operation speed, power consumption and volume, etc.

Active Publication Date: 2019-06-07
NANJING HUAJIE IMI TECH CO LTD
View PDF10 Cites 25 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The calculation of matrix convolution is the multiplication and accumulation of a large amount of data. The traditional C / C++ language implementation requires multi-layer loop calculations, multiple memory accesses to read data, and runs on systems with traditional architectures. The calculation speed, power consumption and volume Can no longer meet the requirements of modern artificial intelligence
[0003] The existing technology generally adopts the implementation method of high-level language, which has many memory access instructions, long execution time, poor real-time performance, and low energy efficiency ratio, which cannot meet the requirements of modern image processing.
Even if the matrix convolution operation implemented by ASIC chips is relatively fragmented in design, the versatility is not strong, and the flexibility is not enough.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Matrix convolution calculation method, interface, coprocessor and system based on RISC-V architecture
  • Matrix convolution calculation method, interface, coprocessor and system based on RISC-V architecture
  • Matrix convolution calculation method, interface, coprocessor and system based on RISC-V architecture

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0091] The technical solution will be described in detail below through a preferred embodiment and in conjunction with the accompanying drawings.

[0092] The invention provides a matrix convolution calculation method based on RISC-V architecture, an RCI interface (RISC-V Coprocessor Interface) for implementing the method, a coprocessor and an overall system. The calculation method includes a custom instruction part based on the RISC-V architecture, which defines the instruction encoding required for the matrix convolution operation.

[0093] Such as figure 1 As shown, the matrix convolution computing system based on the RISC-V architecture corresponding to the computing method includes a coprocessor, a main processor, an RCI interface for transmitting requests and feedback between the main processor and the coprocessor, and a user memory for storage;

[0094] The RCI interface defines the data channel, signal, and processing flow between the main processor and the coprocess...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a set based on RISC-. According to the method and system complete mechanism of the instruction, the interface and the coprocessor for matrix convolution calculation of the V instruction set architecture, traditional matrix convolution calculation is efficiently achieved in a software and hardware combined mode, and RISC-is utilized. Extensibility of V instruction sets, a small number of instructions and a special convolution calculation unit (namely a coprocessor) are designed; the memory access times and the execution period of a matrix convolution calculation instruction are reduced, the complexity of application layer software calculation is reduced, the efficiency of large matrix convolution calculation is improved, the calculation speed of matrix convolution isincreased, flexible calling of upper-layer developers is facilitated, and the coding design is simplified. Meanwhile, RISC-is utilized. The processor designed by the V instruction set also has greatadvantages in power consumption, size and flexibility compared with ARM, X86 and other architectures, can adapt to different application scenes, and has a wide prospect in the field of artificial intelligence.

Description

technical field [0001] The invention relates to matrix convolution calculation, in particular to a matrix convolution calculation method, interface, coprocessor and system based on RISC-V architecture. Background technique [0002] With the development of artificial intelligence, image recognition, neural network, deep learning and other technologies have been widely and deeply applied. There are a large number of matrix convolution calculations in the underlying implementation. Matrix convolution is the most basic and core algorithm of these technologies. The calculation of matrix convolution is the multiplication and accumulation of a large amount of data. The traditional C / C++ language implementation requires multi-layer loop calculations, multiple memory accesses to read data, and runs on systems with traditional architectures. The calculation speed, power consumption and volume It has been unable to meet the requirements of modern artificial intelligence. [0003] The ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F9/30G06F9/38G06N3/04G06F13/16
CPCY02D10/00
Inventor 郭玉石黄骏周晓军李朔姜爱鹏陶琦李骊王行盛赞杨淼
Owner NANJING HUAJIE IMI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products